參數(shù)資料
型號(hào): AM79C930VCW
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: PCnet-Mobile Single-Chip Wireless LAN Media Access Controller
中文描述: 2 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝: TQFP-144
文件頁(yè)數(shù): 34/161頁(yè)
文件大?。?/td> 691K
代理商: AM79C930VCW
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
AMD
P R E L I M I N A R Y
34
Am79C930
for an output function. This means that there are con-
figurations for which a read of the pin data register bit will
not reflect what has most recently been written to the pin
data register bit ( i.e., if a pin is configured as an output
with its data source as some internal circuit, then the
user may write the pin data bit with a given value, and a
read of this same bit will yield the output function value,
which may not necessarily match the value just written
to the data bit). This functionality is given as a note
following each table. Also note that for a few pins,
the read and write locations for the pin data are in
different places.
Pin 1: USER2/LA19
The USER2/LA19 pin may be configured for input op-
eration, output operation, or ISA LA19 operation accord-
ing to the following table:
USER2/
LA19
USER2/
LA19
Pin Data
NA
PCMCIA USER2EN
Pin
0
TCR14[2] Pin Direction
X
I
(LA19 input function)
NA
TIR29[2]
1
1
0
1
I
O
Note that a read of the USERDT[2] bit (TIR29[2]) will al-
ways give the current USER2/LA19 pin value, regard-
less of pin configuration setting.
Pin 2: USER3/SA16
The USER3/SA16 pin may be configured for input op-
eration, output operation, or ISA SA16 operation ac-
cording to the following table:
USER3/
SA16
USER3/
SA16
Pin Data
NA
PCMCIA USER3EN
Pin
0
TCR14[3] Pin Direction
X
I
(SA16 input function)
NA
TIR29[3]
1
1
0
1
I
O
Note that a read of the USERDT[3] bit (TIR29[3]) will al-
ways give the current USER3/SA16 pin value, regard-
less of pin configuration setting.
Pin 3: USER4/LA17
The USER4/LA17 pin may be configured for input op-
eration, output operation, or ISA LA17 operation accord-
ing to the following table:
USER4/
LA17
USER4/
LA17
Pin Data
NA
PCMCIA USER4EN
Pin
0
TCR14[4] Pin Direction
X
I
(LA17 input function)
NA
TIR29[4]
1
1
0
1
I
O
Note that a read of the USERDT[4] bit (TIR29[4]) will al-
ways give the current USER4/LA17 pin value, regard-
less of pin configuration setting.
Pin 45:
STSCHG
/BALE
The
STSCHG
/BALE pin may be configured for input op-
eration, output operation, or ISA BALE operation ac-
cording to the following table:
STSCHG
/
BALE
Pin Direction
I
STSCHG
/
BALE
Pin Data
NA
(BALE input
function)
MIR9[0]
MIR9[0]
OR CCSR[4]
PCMCIA STSCHGFN
Pin
0
TCR15[0]
X
1
1
0
1
O
O
MIR9[0] is the
STSCHGD
bit. In PCMCIA mode,
STSCHGD
basically acts like a UNMASKING function
for the
STSCHG
pin.
STSCHGD
can be used to prevent
the WAKEUP signal from the PCMCIA Card Configura-
tion and Status Register from being signaled on the
STSCHG
pin. Note that if STSCHGFN is set to 1 and
STSCHGD is set to a 0, then the
STSCHG
pin will al-
ways be deasserted (i.e., it will be MASKED). With
STSCHGFN=1, writing a 1 to the STSCHGD bit will
UNMASK the WAKEUP status and allow it to be applied
to the
STSCHG
pin.
Note that the STSCHGD bit is automatically RESET to 0
whenever the WAKEUP bit of the PCMCIA Card Con-
figuration and Status Register is RESET to 0. Therefore,
the UNMASK bit (STSCHGD) needs to be set to
UNMASK (=1) for each new use of the WAKEUP signal.
When STSCHGFN is set to 0, then the STSCHGD bit
will become an inverted source for the
STSCHG
pin value.
Note that a read of the STSCHGD bit (MIR9[0]) will al-
ways give the inverse of the current
STSCHG
/BALE pin
value, regardless of pin configuration setting.
Pin 90: USER0/
RFRSH
The USER0/
RFRSH
pin may be configured for input op-
eration, output operation, or ISA
RFRSH
operation ac-
cording to the following table:
USER0/
RFRSH
Pin Direction
I
USER0/
RFRSH
Pin Data
NA
(
RFRSH
input
function)
NA
TIR29[0]
PCMCIA
Pin
0
USER0EN
TCR14[0]
X
1
1
0
1
I
O
相關(guān)PDF資料
PDF描述
AM79C940VCW Media Access Controller for Ethernet (MACE)
AM79C940 Media Access Controller for Ethernet (MACE)
AM79C940JCW Media Access Controller for Ethernet (MACE)
AM79C940KCW Media Access Controller for Ethernet (MACE)
AM79C960 PCnetTM-ISA Single-Chip Ethernet Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C940 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE)
AM79C940_00 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940-16/25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
AM79C940-16JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940-25JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller