參數(shù)資料
型號(hào)： AM79C970AKC
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13
封裝： CARRIER RING, PLASTIC, QFP-132
文件頁數(shù)： 120/219頁
文件大?。?/td> 1065K
代理商： AM79C970AKC
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁當(dāng)前第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
120
Am79C970A
Read/Write accessible always.
TXSTRTM is set to ONE by
H_RESET or S_RESET and is
unaffected
by
STOP bit.
Jabber Error is set by the PCnet-
PCI II controller when the T-MAU
exceeds the allowed transmis-
sion time limit. Jabber can only
be asserted in 10BASE-T mode.
When JAB is set,
INTA
is as-
serted if IENA is ONE and the
mask bit JABM is ZERO.
Read/Write accessible always.
JAB is cleared by the host by writ-
ing a ONE. Writing a ZERO has
no effect. JAB is cleared by
H_RESET, S_RESET or by set-
ting the STOP bit.
When the value 01h has been
programmed into the SWSTYLE
register (BCR20, bits 7–0) for
ILACC (Am79C900) compatibil-
ity, then this bit has no meaning
and PCnet-PCI II controller will
never set the value of this bit
to ONE.
Jabber Error Mask. If JABM is
set, the JAB bit will be masked
and unable to set the INTR bit.
Read/Write accessible always.
JABM is set to ONE by
H_RESET or S_RESET and
is unaffected by setting the
STOP bit.
When the value 01h has been
programmed into the SWSTYLE
register (BCR20, bits 7–0) for
ILACC (Am79C900) compatibil-
ity, then this bit has no meaning
and PCnet-PCI II controller will
clear the value of this bit
to ZERO.
setting
the
1
JAB
0
JABM
CSR5: Extended Control and Interrupt
Bit
Name
Description
Certain bits in CSR5 indicate the
cause of an interrupt. The regis-
ter is designed so that these indi-
cator bits are cleared by writing
ONEs to those bit locations. This
means that the software can read
CSR5 and write back the
value just read to clear the
interrupt condition.
Reserved locations. Written as
ZEROs and read as undefined.
31–16
RES
15
TOKINTD
Transmit OK Interrupt Disable. If
TOKINTD is set to ONE, the
TINT bit in CSR0 will not be set
when a transmission was suc-
cessful. Only a transmit error will
set the TINT bit.
TOKINTD has no effect when
LTINTEN (CSR5, bit 14) is set to
ONE. A transmit descriptor with
LTINT set to ONE will always
cause TINT to be set to ONE, in-
dependent of the success of
the transmission.
Read/Write accessible always.
TOKINTD
is
H_RESET or S_RESET and
is unaffected by setting the
STOP bit.
Last Transmit Interrupt Enable.
When set to ONE, the LTINTEN
bit will cause the PCnet-PCI II
controller to read bit 28 of TMD1
as LTINT. The setting LTINT will
determine if TINT will be set at
the end of the transmission.
Read/Write accessible always.
LTINTEN
is
H_RESET or S_RESET and
is unaffected by setting the
STOP bit.
Reserved locations. Written as
ZEROs and read as undefined.
System Interrupt is set by the
PCnet-PCI II controller when it
detects a system error during a
bus master transfer on the PCI
bus. System errors are data par-
ity error, master abort or a target
abort. The setting of SINT due to
a data parity error is not depend-
ent on the setting of PERREN
(PCI Command register, bit 6).
When SINT is set,
INTA
is as-
serted if the enable bit SINTE is
ONE. Note that the assertion of
an interrupt due to SINT is not de-
pendent on the state of the INEA
bit, since INEA is cleared by the
STOP reset generated by the
system error.
Read/Write accessible always.
SINT is cleared by the host by
writing a ONE. Writing a ZERO
has no effect. The state of SINT
is not affected by clearing any of
the PCI Status register bits that
get set when a data parity error
(DATAPERR, bit 8), master abort
(RMABORT, bit 13) or target
cleared
by
14
LTINTEN
cleared
by
13–12
RES
11
SINT
相關(guān)PDF資料
PDF描述
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVC 制造商:Advanced Micro Devices 功能描述:
AM79C970AVC\\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*