參數(shù)資料
型號： AM79C970AKC
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13
封裝： CARRIER RING, PLASTIC, QFP-132
文件頁數(shù)： 217/219頁
文件大?。?/td> 1065K
代理商： AM79C970AKC
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁當前第217頁第218頁第219頁
AMD
E-3
Am79C970A
I
New bit: MPMODE (bit 1), Magic Packet Mode.
Was reserved location, read and written as ZERO.
I
New bit: SPND (bit 0), Suspend. Was reserved
location, read and written as ZERO.
CSR15: Mode
I
PORTSEL (bits 8–7), Network Port Select. New
option, value of 10b selects GPSI mode.
CSR58: Software Style
I
New bit: APERREN (bit 10), Advanced Parity Error
Handling Enable. Was reserved location, read and
written as ZERO.
I
SWSTYLE (bits 7–0), Software Style. New option,
value of THREE selects new PCnet-PCI controller
style that reorders 32-bit descriptor entries to allow
burst accesses.
CSR80: DMA Transfer Counter and FIFO
Threshold Control
I
RCVFW (bits 13–12), Receive FIFO Watermark.
Decoding adjusted for the larger FIFO size.
I
XMTSP (bits 11–10), Transmit Start Point. Decod-
ing adjusted for the larger FIFO size.
I
XMTFW (bits 9–8), Transmit FIFO Watermark. De-
coding adjusted for the larger FIFO size.
I
DMATC (bits 7–0), DMA Transfer Count.
Function of the counter is optimized for the PCI
bus environment.
CSR82: Bus Activity Timer
I
DMABAT (bits 15–0), DMA Bus Activity Timer.
Function of the counter is optimized for the PCI
bus environment.
CSR88: Chip ID Lower
I
New value: 1003h. Was 0003h.
CSR89: Chip ID Upper
I
New value : 0262h. Was 0243h.
CSR100: Bus Timeout
I
Default value now 0600h (153.6
μ
s) to adjust to
the larger FIFO size. Default value was 0200h
(51.2
μ
s).
CSR112: Missed Frame Count
I
Counter is stopped while the device is in
suspend mode
Bus Configuration Registers
BCR2: Miscellaneous Configuration
I
New bit: INTLEVEL (bit 7), Interrupt Level. Was
reserved location, read and written as ZERO.
I
New bit: DXCVRCTL (bit 5), DXCVR Control. Was
reserved location, read and written as ZERO.
I
New bit: DXCVRPOL (bit 4), DXCVR Polarity. Was
reserved location, read and written as ZERO.
I
New bit: EADISEL (bit 3), EADI Select. Was re-
served location, read and written as ZERO.
BCR4: Link Status LED
I
Register is now programmable through
the EEPROM
I
New bit: MPSE (bit 9), Magic Packet Status En-
able. Was reserved location, read and written
as
ZERO.
I
New bit: FDLSE (bit 8), Full Duplex Link Status
Enable. Was reserved location, read and written as
ZERO.
I
COLE (bit 0), Collision Status Enable. Corrected
behavior of function. LED will not light up due to
SQE test collision signal.
BCR5: LED1 Status
I
Register is now programmable through the
EEPROM
I
New bit: MPSE (bit 9), Magic Packet Status En-
able. Was reserved location, read and written as
ZERO.
I
New bit: FDLSE (bit 8), Full Duplex Link Status
Enable. Was reserved location, read and written as
ZERO.
I
COLE (bit 0), Collision Status Enable. Corrected
behavior of function. LED will not light up due to
SQE test collision signal.
BCR6: LED2 Status
I
New register. Was reserved location, the settings
of the register have no effect on the operation of
the device.
BCR7: LED3 Status
I
Register is now programmable through
the EEPROM
I
New bit: MPSE (bit 9), Magic Packet Status En-
able. Was reserved location, read and written as
ZERO.
I
New bit: FDLSE (bit 8), Full Duplex Link Status
Enable. Was reserved location, read and written as
ZERO.
I
COLE (bit 0), Collision Status Enable. Corrected
behavior of function. LED will not light up due to
SQE test collision signal.
BCR9: Full Duplex Control
I
New register. Was reserved location, read and
written as ZERO.
BCR16: I/O Base Address Lower
I
This register is no longer programmable through
the EEPROM. The register is reserved and has no
effect on the operation of the device. It is only used
in the PCnet-32.
相關PDF資料
PDF描述
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
相關代理商/技術參數(shù)
參數(shù)描述
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVC 制造商:Advanced Micro Devices 功能描述:
AM79C970AVC\\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*