- 您現(xiàn)在的位置：買賣IC網 > PDF目錄366550 > AM79C970AKC (ADVANCED MICRO DEVICES INC) PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product PDF資料下載
參數資料
| 型號： | AM79C970AKC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13 |
| 封裝： | CARRIER RING, PLASTIC, QFP-132 |
| 文件頁數： | 136/219頁 |
| 文件大?。?/td> | 1065K |
| 代理商： | AM79C970AKC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁當前第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
136
Am79C970A
starts trying to transmit. When
the entire frame is in the FIFO,
transmission attempts will start
regardless of the value in
XMTSP. If the network interface
is operating in half-duplex mode,
regardless of XMTSP, the FIFO
will not internally overwrite its
data until at least 64 bytes (or the
entire frame if shorter than 64
bytes) have been transmitted
onto the network. This ensures
that for collisions within the slot
time window, transmit data need
not be reloaded into the transmit
FIFO, and retries will be handled
autonomously by the MAC. If the
Disable Retry feature is enabled,
or if the network is operating in
full-duplex mode, the PCnet-PCI
II controller can overwrite the be-
ginning of the frame as soon as
the data is transmitted, because
no collision handling is required
in these modes.
Table 27. Transmit Start Point Programming
XMTSP[1:0]
Bytes Written
00
8
01
64
10
128
11
248
Read/Write
when either the STOP or the
SPND bit is set. XMTSP is set to
a value of 01b (64 bytes) after
H_RESET or S_RESET and
is unaffected by setting the
STOP bit.
accessible
only
9–8 XMTFW[1:0]
Transmit
XMTFW controls the point at
which transmit DMA is re-
quested. Transmit DMA is re-
quested when the number of
bytes specified by XMTFW can
be written to the transmit FIFO.
FIFO
Watermark.
Table 28. Transmit Watermark Programming
XMTFW[1:0]
Byte Spaces Available
00
16
01
64
10
128
11
Reserved
Read/Write
when either the STOP or the
SPND bit is set. XMTFW is set to
accessible
only
a value of 00b (16 bytes)
after H_RESET or S_RESET
and is unaffected by setting the
STOP bit.
7–0 DMATC[7:0]
DMA
DMAPLUS (CSR4, bit 14) is
cleared to ZERO, this counter
contains the maximum number
of FIFO read or write data phases
the PCnet-PCI II controller will
perform during a single bus mas-
tership period, if not preempted.
The DMA Transfer Counter is not
used to limit the number of data
phases during initialization block
or descriptor transfers. A value of
ZERO will be interpreted as one
data phase. If DMAPLUS is set to
ONE, the DMA Transfer Counter
is disabled, and the PCnet-PCI II
controller will try to transfer data
as long as the transmit FIFO is
not full or as long as the receive
FIFO is not empty.
Transfer
Counter.
If
When the PCnet-PCI II controller
is preempted and the last data
phase has finished, DMATC will
freeze. It will continue counting
down when the PCnet-PCI II
controller is granted bus owner-
ship again and continues with the
data transfers.
DMATC should not be enabled
when the PCnet-PCI II controller
is used in a PCI bus application.
The PCI Latency Timer should be
the only entity governing the time
the PCnet-PCI II controller has
control over the bus.
Read/Write
when either the STOP or the
SPND bit is set. Note that the
read operation will yield the value
of the run-time copy of the DMA
Transfer Counter and not the
register that holds the pro-
grammed value. Most read op-
erations will yield a value of
ZERO, because the run-time
counter is only reloaded with
the programmed value at the be-
ginning of a new bus mastership
period.
The
Counter is set to a value of
16 (10h) after H_RESET or
S_RESET and is unaffected by
setting the STOP bit.
accessible
only
DMA
Transfer
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C970A | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AVCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970 | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AVC | 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AVC\\W | 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。