- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C976KIW (ADVANCED MICRO DEVICES INC) PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | AM79C976KIW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| 中文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 107/309頁 |
| 文件大?。?/td> | 2070K |
| 代理商： | AM79C976KIW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁當(dāng)前第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁
8/01/00
Am79C976
107
P R E L I M I N A R Y
address of the memory space. The MEMEN bit in the
PCI Command register must also be set to enable the
mode. Both base address registers can be active at the
same time.
The Am79C976 controller requires that the memory
space that it claims must be within the 32-bit address
space.
The Am79C976 controller supports two modes for ac-
cessing the I/O resources. For backwards compatibility
with AMD
’
s 16-bit Ethernet controllers, Word I/O is the
default mode after power up. The device can be config-
ured to DWord I/O mode by software.
*/
The Am79C976 controller registers are divided into
three groups: memory-mapped registers, Control and
Status Registers (CSRs), and Bus Control Registers
(BCRs). The CSRs and BCRs are included in the
Am79C976 device for software compatibility with older
PCnet family controllers that do not have the memory-
mapped register group. The CSRs and BCRs are ad-
dressed indirectly through the Register Address Port
(RAP), Register Data Port (RDP), and BCR Data Port
(BDP) so that a large number of functions can be con-
trolled through a small amount of I/O space.
All CSR and BCR functions can be accessed more ef-
ficiently through the memory-mapped registers. The
memory-mapped registers are directly addressed as
offsets from the address stored in the Memory Mapped
I/O Base Address Register, which is located in PCI
Configuration Space.
The Control and Status Registers (CSR) are used to
configure the Ethernet MAC engine and to obtain sta-
tus information. The Bus Control Registers (BCR) are
used to configure the bus interface unit and the LEDs.
Both sets of registers are accessed using indirect ad-
dressing.
The CSR and BCR share a common Register Address
Port (RAP). There are, however, separate data ports.
The Register Data Port (RDP) is used to access a
CSR. The BCR Data Port (BDP) is used to access a
BCR.
In order to access a particular CSR location, the RAP
should first be written with the appropriate CSR ad-
dress. The RDP will then point to the selected CSR. A
read of the RDP will yield the selected CSR data. A
write to the RDP will write to the selected CSR. In order
to access a particular BCR location, the RAP should
first be written with the appropriate BCR address. The
BDP will then point to the selected BCR. A read of the
BDP will yield the selected BCR data. A write to the
BDP will write to the selected BCR.
Once the RAP has been written with a value, the RAP
value remains unchanged until another RAP write oc-
curs, or until an H_RESET or S_RESET occurs. RAP
is cleared to all 0s when an H_RESET or S_RESET oc-
curs. RAP is unaffected by setting the STOP bit.
"$
Software written for early PCnet family products ex-
pects the 48-bit IEEE MAC address to be found in a
small external PROM that occupies the first 16 bytes of
the controller
’
s I/O address space. The software copies
this address from the PROM into the Initialization Block
in host memory. For compatibility with this software the
Am79C976 controller contains 16-bytes of read/write
memory starting at offset 0 in the device
’
s I/O or mem-
ory address space. This 16 bytes of space is known as
the Address PROM Space (APROM). If compatibility
with this software is required, the EEPROM should load
the data shown in Table 21 into the Address PROM
Space. The order of bytes in the MAC address is such
that the first byte transmitted is located at offset 0.
CPU access to the APROM space is controlled by the
APROM Write Enable (APROMWE) bit (BCR2, bit 8). If
this bit is cleared to 0, the host CPU can not write to the
APROM space. However, the APROM space can be
loaded from the EEPROM regardless of the state of
APROMWE.
A read of the Reset register creates an internal soft-
ware reset (S_RESET) pulse in the Am79C976 control-
ler. The effect of this reset is the same as that of setting
the STOP bit, except that S_RESET clears some bits
that are not affected by setting STOP.
This register exists for backward compatibility with ear-
lier PCnet family devices. It should not be used in new
software.
The NE2100 LANCE-based family of Ethernet cards
requires that a write access to the Reset register fol-
lows each read access to the Reset register. The
Am79C976 controller does not have a similar require-
ment. The write access is not required and does not
have any effect.
Table 21. Address PROM Space Contents
Offset
Contents
00h-05h
MAC Address
06h-0Bh
00 00 00 00 00 00h
0Ch-0Dh
Check sum of bytes 0-11 and
bytes 14-15
0Eh-0Fh
ASCII
“
W
”
(57h)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C976KCW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C978AKCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C981 | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C978 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C978AKC\W | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。