- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C976KIW (ADVANCED MICRO DEVICES INC) PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | AM79C976KIW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| 中文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 86/309頁 |
| 文件大?。?/td> | 2070K |
| 代理商： | AM79C976KIW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁當前第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁
86
Am79C976
8/01/00
P R E L I M I N A R Y
To control the auto-negotiation process, the Network
Port Manager generates MII Management Frames to
execute the procedure described below. (See
Appen-
dix B, MII Management Registers,
for the MII register
bit descriptions.)
The Network Port Manager is held in the IDLE state
while H_RESET is asserted, while the EEPROM is
being read and while the DISPM bit is set. When none
of these conditions are true, the Network Port Manager
proceeds through the following steps:
1. If XPHYRST is set, write to the PHY
’
s Control Reg-
ister (R0) to set the Soft Reset bit and cause the
PHY to reset. The Network Port Manager then peri-
odically reads the PHY
’
s Control Register (R0) until
the reset is complete.
2. If XPHYRST is not set or after the PHY reset is com-
plete, the PHY
’
s Status Register (R1) is read.
3. If the PHY
’
s Auto-Negotiation Ability bit (R1, bit 3) is
0 or if the XPHYANE bit in the Control2 Register is
0, write to the PHY
’
s Control Register (R0) to dis-
able auto-negotiation and set the speed and duplex
mode to the values specified by the XPHYSP and
XPHYFD bits in the Control2 Register
“
and
”
ed with
the appropriate bits from the PHY's Technology
Ability Field. Then proceed to step 8.
4. Otherwise write to the Auto-Negotiation Advertise-
ment Register (R4). Bits A0 to A5 of Technology
Ability field of R4 are taken from bits 15 to 11 in R1.
Bit A6 of the Technology Ability field indicates the
MAC's ability to respond to MAC Control Pause
frames. This bit is set equal to the value of the Ne-
gotiate Pause Ability (NPA) bit in the Flow Control
Register. The Next Page, Acknowledge, and Re-
mote Fault bits are set to 0, and the Selector Field
is set to 00001 to indicate IEEE Std 802.3.
5. Write to the Control Register (R0) to restart Auto-
negotiation.
6. Poll R1 until the Auto-Negotiation Complete bit is
set to 1.
7. Read the Auto-Negotiation Link Partner Ability Reg-
ister (R5). Set the MAC's speed, duplex mode, and
pause ability to the highest priority mode that is
common to both PHY devices.
8. Poll R1 until the Link Status bit is 1. If Link Status is
not found to be 1 after two polls at 900 ms intervals,
go back to step 1.
9. Poll R1 at intervals of about 900 ms until the Link
Status bit is 0. Go to step 8.
When Auto-Negotiation is complete, the Network Port
Manager examines the MF Preamble Suppression bit
in PHY register 1. If this bit is set, the Network Port
Manager suppresses preambles on all frames that it
sends until one of the following events occurs:
I
&
I
*!"9"*,:; <
I
"
I
=!>
A complete bit description of the MII and Auto-
Negotiation registers can be found in Appendix B.
The Network Port Manager is not disabled when the
MDIO pin is held low when the MII Management Inter-
face is idle. If no PHY is connected, reads of the exter-
nal PHY's registers will result in read errors, causing
the MREINT interrupt to be asserted.
-+#'0.>*(
The MII Management Interface (MDC and MDIO) can
be used to manage more than one external PHY de-
vice. The external PHY devices may or may not be con-
nected to the Am79C976 controller
’
s MII bus. For
example, two PHY devices can be connected to the
Am79C976 controller
’
s MII bus so that the MAC can
communicate over either a twisted-pair cable or a fiber-
optic link. Conversely, several Am79C976 controllers
may share a single integrated circuit that contains sev-
eral PHY devices with separate MII busses but with
only one MII Management bus. In this case, the MII
Management Interface of one Am79C976 controller
could be used to manage PHY devices connected to
different Am79C976 controllers.
If more than one PHY device is connected to the MII
bus, only one PHY device is allowed to be enabled at
any one time. Since the Network Port Manager can not
detect the presence of more than one PHY on the MII
bus, the host CPU is responsible for making sure that
only one PHY is enabled. The host CPU can use the
PHY Access Register to set the Isolate bit in the Con-
trol Register (Register 0, bit 10) of any PHY that needs
to be disabled.
'+###!(
The Port Manager normally sets up the speed, duplex
mode, and flow control (pause) ability of the MAC
based on the results of auto-negotiation. However, it is
possible to operate the Am79C976 device with no MII
Management Interface connection, in which case the
Port Manager is not able to start the auto-negotiation
process or set up the MAC-based on auto-negotiation
results. This may happen if the Am79C976 controller is
connected to a multi-PHY device that has only one MII
Management Interface that is shared among several
PHYs.
If the Am79C976 controller is operating without a MII
Management Interface connection to its external PHY,
the host CPU can force the MAC into the desired state
by setting the DISPM bit in CMD3 Register to 1 to dis-
able the Port Manager, then writing to the following bits:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C976KCW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C978AKCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C981 | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C978 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C978AKC\W | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。