- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C976KIW (ADVANCED MICRO DEVICES INC) PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | AM79C976KIW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| 中文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 90/309頁 |
| 文件大?。?/td> | 2070K |
| 代理商： | AM79C976KIW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁當前第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁
90
Am79C976
8/01/00
P R E L I M I N A R Y
elapsed since the first interrupt event occurred. The
use of the Delayed Interrupt Register allows the inter-
rupt service routine to process several events at one
time without having to return control back to the oper-
ating system between events.
A receive interrupt event occurs when receive inter-
rupts are enabled, and the Am79C976 device has com-
pleted the reception of a frame and has updated the
frame
’
s descriptors. A receive interrupt event causes
the Receive Interrupt (RINT) bit in CSR0 to be set if it
is not already set. Similarly, a transmit interrupt event
occurs when transmit interrupts are enabled, and the
Am79C976 device has copied a transmit frame
’
s data
to the transmit FIFO and has updated the frame
’
s de-
scriptors. A transmit interrupt event causes the Trans-
mit Interrupt (TINT) bit in CSR0 to be set if it is not
already set. Note that frame receptions or transmis-
sions affect the interrupt event counter only when re-
ceive or transmit interrupts are enabled.
The Delayed Interrupt Register contains the 5-bit Event
Count field and the 11-bit Maximum Delay Time field.
Each time the host CPU clears the RINT or TINT bit,
the contents of the Event Count field are loaded into an
internal interrupt event counter, the contents of the
Maximum Delay Time field are loaded into an internal
interrupt event timer, and the interrupt event timer is
disabled. Each time a receive or transmit interrupt
event occurs, the interrupt event counter is decre-
mented by 1 and the interrupt event timer is enabled, or
if it has already been enabled, it continues to count
down. Once the interrupt event timer has been en-
abled, it decrements by 1 every 10 microseconds.
When either the interrupt event counter or the interrupt
event timer reaches zero, the INTA pin is asserted.
External Address Detection Interface
The EADI is provided to allow external address filtering
and to provide a Receive Frame Tag word for propri-
etary routing information. This feature is typically uti-
lized by terminal servers, switches and/or router
products. The EADI interface can be used in conjunc-
tion with external logic to capture the packet destination
address from the MII input data stream as it arrives at
the Am79C976 controller, to compare the captured ad-
dress with a table of stored addresses or identifiers,
and then to determine whether or not the Am79C976
controller should accept the packet.
The EADI consists of the External Address Reject
(EAR), Start Frame-Byte Delimiter (SFBD), Receive
Frame Tag Data (RXFRTGD), and Receive Frame Tag
Enable (RXFRTGE) pins.
The SFBD pin indicates two types of information to the
external logic--the start of the frame and byte bound-
aries. The first low-to-high transition on the SFBD pin
after the assertion of the RX_DV signal indicates that
the first nibble of the Destination Address field of the in-
coming frame is available on the RXD[3:0] pins. There-
after, SFBD toggles with each RX_CLK pulse so that
SFBD is high when the least significant nibble of frame
date is present on the RXD[3:0] lines and low when the
most significant nibble is present. SFBD stays low
when RX_DV is not asserted (which indicates that the
receiver is idle).
Note that the SFBD signal is available on any LED pin.
To direct the SFBD signal to one of the LED pins, the
SFBDE and LEDPOL bits should be set to 1 and the
PSE bit should be cleared to 0 in the appropriate LED
register. The SFBDE bit directs the SFBD signal to the
pin, the LEDPOL bit sets the polarity to active high and
enables the totem-pole driver, and the PSE bit disables
the LED pulse stretcher logic.
If the system needs all four LEDs as well as the EADI
function, the Am79C976 controller can be programmed
to use the shared pin for the LED function, and the ex-
ternal logic can be designed to generate the SFBD sig-
nal by searching for the 11010101b Start Frame
Delimiter (SFD) pattern in the RCD[3:0] data.
The external address detection logic can use the EAR
input to indicate whether or not the incoming frame
should be accepted. If the EAR signal remains high
during the receive protect time, the frame will be ac-
cepted and copied into host system memory. The re-
ceive protect time is a period of time measured from the
receipt of the SFD field of a frame. The length of the re-
ceive protect time is programmable through the Re-
ceive Protect Register.
A frame is accepted if it passes either the internal ad-
dress match criteria or the external address match cri-
teria. If the internal address logic is disabled, the
acceptance of a frame depends entirely on the external
address match logic. If the external address match
logic is disabled, the acceptance of a frame depends
entirely on the internal address match logic.
Internal address match is disabled when PROM
(CSR15, bit 15) is cleared to 0, DRCVBC (CSR15, bit
14) and DRCVPA (CSR15, bit 13) are set to 1, and the
Logical Address Filter registers (CSR8 to CSR11) are
programmed to all zeros.
External address matching can be disabled by holding
the EAR pin low. There is no programmable bit that
causes the Am79C976 device to ignore the state of the
EAR pin.
The EADI logic only samples EAR from 2 nibble times
after SFD until the end of the receive protect time. (See
the
Receive Protect Register
section.) The frame will
be accepted if EAR has not been asserted during this
window. EAR must have a pulse width of at least two bit
times plus 10 ns.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C976KCW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C978AKCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C981 | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C978 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C978AKC\W | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。