參數(shù)資料
型號: AM79C976KIW
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller
中文描述: 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208
封裝: PLASTIC, QFP-208
文件頁數(shù): 154/309頁
文件大小: 2070K
代理商: AM79C976KIW
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁當前第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁
154
Am79C976
8/01/00
P R E L I M I N A R Y
16
MREINT
MII Management Read Error Interrupt. The MII Read Error interrupt is set by the Am79C976
controller to indicate that the currently read register from the external PHY is invalid. The contents
of the PHY Access Register are incorrect and that the operation should be performed again. The
indication of an incorrect read comes from the PHY. During the read turnaround time of the MII
management frame the external PHY should drive the MDIO pin to a LOW state. If this does not
happen, it indicates that the PHY and the Am79C976 controller have lost synchronization.
This bit is an alias of CSR7, bit 9
15
RES
Reserved locations. Written as zeros and read as undefined.
14
SPNDINT
Suspend Interrupt. This bit is set when a receiver or transmitter suspend operation has finished.
13
MPINT
Magic Packet Interrupt. Magic Packet Interrupt is set by the Am79C976 controller when the device
is in the Magic Packet mode and the Am79C976 controller receives a Magic Packet frame.
This bit is an alias of CSR5, bit 4.
12
SINT
System Interrupt is set by the Am79C976 controller when it detects a system error during a bus
master transfer on the PCI bus. System errors are data parity error, master abort, or a target abort.
The setting of SINT due to data parity error is not dependent on the setting of PERREN (PCI
Command register, bit 6).
Note that because INEA is cleared by the STOP reset generated by the system error, the system
interrupt bypasses the global interrupt enable bits INEA and INTREN. This means that if SINTEN
in INTEN0 or SINTE in CSR5 is set to 1, INTA will be asserted when SINT is 1 regardless of the
state of INEA and INTREN.
The state of SINT is not affected by clearing any of the PCI Status register bits that get set when a
data parity error (DATAPERR, bit 8), master abort (RMABORT, bit 13), or target abort (RTABORT,
bit 12) occurs.
This bit is an alias of CSR5, bit 11.
11-9
RES
Reserved locations. Written as zeros and read as undefined.
8
TINT
Transmit Interrupt is set by the Am79C976 controller after the OWN bit in the last descriptor of a
transmit frame has been cleared to indicate the frame has been copied to the transmit FIFO.
This bit is an alias of CSR0, bit 9.
7
UINT
User Interrupt. UINT is set by the Am79C976 controller after the host has issued a user interrupt
command by setting UINTCMD in the CMD0 register.
This bit is an alias of CSR4, bit 6.
6
TXDNINT
Transmission Done Interrupt. This bit is set when the transmitter has finished sending a frame. This
bit is included for debugging purposes.
5
TXSTRTINT
Transmit Start Interrupt. This bit is set when the transmitter begins the transmission of a frame. This
bit is included for debugging purposes.
This bit is an alias of CSR4, bit 3.
4
STINT
Software Timer Interrupt. The Software Timer interrupt is set by the Am79C976 controller when the
Software Timer counts down to 0. The Software Timer will immediately load the contents of the
Software Timer Value Register, STVAL, into the Software Timer and begin counting down.
This bit is an alias of CSR7, bit 11.
3-1
RES
Reserved locations. Written as zeros and read as undefined.
0
RINT
Receive Interrupt is set by the Am79C976 controller after the last descriptor of a receive frame has
been updated by writing a 0 to the OWNership bit. RINT may also be set when the first descriptor
of a receive frame has been updated by writing a 0 to the OWNership bit if the LAPPEN bit in CMD2
has been set to a 1.
This bit is an alias of CSR0, bit 10.
Bit
Name
Description
相關PDF資料
PDF描述
AM79C976KCW PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller
AM79C978AKCW Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C978AVCW Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C978 Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C981 Integrated Multiport Repeater Plus⑩ (IMR+⑩)
相關代理商/技術參數(shù)
參數(shù)描述
AM79C978 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C978A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C978AKC\\W 制造商:Advanced Micro Devices 功能描述:
AM79C978AKC\W 制造商:Advanced Micro Devices 功能描述: