- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2066 > AS3543-ECTP (ams)IC CODEC AUDIO FRONT END 68CTBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AS3543-ECTP |
| 廠商： | ams |
| 文件頁(yè)數(shù)： | 62/92頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC AUDIO FRONT END 68CTBGA |
| 標(biāo)準(zhǔn)包裝： | 4,000 |
| 類型： | 音頻編解碼器 |
| 應(yīng)用： | 便攜式音頻，電話 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-TFBGA |
| 供應(yīng)商設(shè)備封裝： | 68-CTBGA（6x6） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
www.austriamicrosystems.com
Revision 1.11
64 - 91
AS3543 3v2
Data Sheet - R e g i s t e r D e f i n i t i o n
Table 56. AudioSet2 Register
Name
Base
Default
AudioSet2
2-wire serial
00h
Offset: 15h
Second Audio Set Register
Control of various audio blocks. This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7
BIAS_OFF
0
R/W
Power-down of the AGND bias if only digital data transfer and
PMU functions are used.
0: bias enabled
1: bias disabled, for power saving in non audio mode
6
SUM_OFF
0
R/W
0: Mixer stage enabled
1: Mixer stage powered down
5
SUM_AGC_OFF
0
R/W
Switches the signal limiter OFF (N20/N21)
0: automatic gain control for summing stage enabled
1: automatic gain control for summing stage disabled
4
SUM_HP_HIQ
0
R/W
0: mixer and headphone stage in low power mode
1: mixer and headphone stage in high quality mode
3:2
GAIN_STEP<1:0>
00
R/W
Sets the transition time of the auto fading for the output stage
00: 2ms/step
01: 4ms/step
10: 8ms/step
11: auto fading off
1:0
VMICS<1:0>
00
R/W
Sets the microphone supply output voltage
00: AVDD17*20/17
01: AVDD17*20/22
10: AVDD17*20/27
11: AVDD17*20/32
Table 57. AudioSet3 Register
Name
Base
Default
AudioSet3
2-wire serial
00h
Offset: 16h
Third Audio Set Register
Control of mixer stage inputs and headphone. This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7
-
0
n/a
6
MICMIX_OFF
0
R/W
0: microphone input to ΣR and ΣL (N12/N13) on
1: microphone input to mixer disabled
5
-
0
n/a
4
ADCMIX_ON
0
R/W
0: ADC input to mixer disabled
1: ADC input to ΣR and ΣL (N12/N13) on
3
LINMIX_OFF
0
R/W
0: line input to ΣR and ΣL (N12/N13) on
1: line input to mixer disabled
2
HP_FASTSTART
0
R/W
0: normal operation
1: shortens delay for start-up when using 220nF on HPGND
1
HP_BIAS
0
R/W
0: 100%
1: 150%, increased bisas for lower noise and THD
0
HPCM_ON
0
R/W
0: headphone common mode buffer is switched off
1: headphone common mode buffer is powerd up
ams
AG
Technical
content
still
valid
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM2I9940LG-32LT | IC CLK BUFFER 2:18 250MHZ 32LQFP |
| ASM3P2780AF-06OR | IC FREQ MOD 4X EMI REDUCT 6TSOP |
| AT42QT1011-MAH | IC SENSR TOUCH/PROX 1CH 8-UDFN |
| AT42QT2161-MMU | IC TOUCH SENSOR 16KEY 28QFN |
| B300W35A102E1G | IC PROCESSOR AUDIO 24BIT WLCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS35490FLF | 制造商:TT Electronics / IRC 功能描述:AS35490FLF |
| AS35490HLF | 制造商:TT Electronics / IRC 功能描述:AS35490HLF |
| AS35490JLF | 制造商:TT Electronics / IRC 功能描述:AS35490JLF |
| AS35491FLF | 制造商:TT Electronics / IRC 功能描述:AS35491FLF |
| AS35491HLF | 制造商:TT Electronics / IRC 功能描述:AS35491HLF |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。