參數(shù)資料
型號: DK-DEV-4SGX230N
廠商: Altera
文件頁數(shù): 63/82頁
文件大小: 0K
描述: KIT DEVELOPMENT STRATIX IV
產(chǎn)品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
特色產(chǎn)品: Stratix? IV GX FPGA Development Kit
標準包裝: 1
系列: Stratix® IV GX
類型: FPGA
適用于相關產(chǎn)品: EP4SGX230K
所含物品: 開發(fā)板、通用電源、纜線和軟件
產(chǎn)品目錄頁面: 607 (CN2011-ZH PDF)
相關產(chǎn)品: EP4SGX230KF40C3N-ND - IC STRATIX IV FPGA 230K 1517FBGA
EP4SGX230KF40C3-ND - IC STRATIX IV FPGA 230K 1517FBGA
EP4SGX230HF35C3N-ND - IC STRATIX IV GX 230K 1152-FBGA
EP4SGX230HF35C3-ND - IC STRATIX IV GX 230K 1152-FBGA
EP4SGX230FF35C3NES-ND - IC STRATIX IV GX 230K 1152-FBGA
EP4SGX230FF35C3ES-ND - IC STRATIX IV GX 230K 1152-FBGA
EP4SGX230DF29C3NES-ND - IC STRATIX IV GX 230K 780-FBGA
EP4SGX230DF29C3ES-ND - IC STRATIX IV GX 230K 780-FBGA
其它名稱: 544-2594
1–58
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Switching Characteristics
Stratix IV Device Handbook
March 2014
Altera Corporation
Volume 4: Device Datasheet and Addendum
Table 1–44 lists the DPA lock time specifications for Stratix IV GX and GT devices.
Figure 1–5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for
a data rate equal to or higher than 1.25 Gbps. Table 1–45 lists this information in table
form.
Table 1–44. DPA Lock Time Specifications—Stratix IV GX and GT Devices Only (1), (2), (3)
Standard
Training Pattern
Number of Data
Transitions in One
Repetition of the
Training Pattern
Number of Repetitions
per 256 Data Transitions
Maximum
SPI-4
00000000001111111111
2
128
640 data transitions
Parallel Rapid
I/O
00001111
2
128
640 data transitions
10010000
4
64
640 data transitions
Miscellaneous
10101010
8
32
640 data transitions
01010101
8
32
640 data transitions
Notes to Table 1–44:
(1) The DPA lock time is for one channel.
(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
(3) The DPA lock time stated in the table applies to commercial, industrial, and military speed grades.
(4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.
Figure 1–5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate Equal to or Higher Than
1.25 Gbps
LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification
F1
F2
F3
F4
Jitter Frequency (Hz)
Jitter
Amphlit
u
de
(UI)
0.1
0.35
8.5
25
相關PDF資料
PDF描述
VE-JTL-EZ CONVERTER MOD DC/DC 28V 25W
VE-JTJ-EZ CONVERTER MOD DC/DC 36V 25W
AP432L-13 IC VREF SHUNT PREC ADJ 8-SOP
VE-JTH-EZ CONVERTER MOD DC/DC 52V 25W
RW2-4812S/H3/SMD CONV DC/DC 2W 36-72VIN 12VOUT
相關代理商/技術參數(shù)
參數(shù)描述
DK-DEV-4SGX230N/C2 功能描述:EP4SGX230KF40C2N Stratix? IV GX FPGA Evaluation Board 制造商:altera 系列:Stratix? IV GX 零件狀態(tài):過期 類型:FPGA 配套使用產(chǎn)品/相關產(chǎn)品:EP4SGX230KF40C2N 內(nèi)容:板,線纜,電源 標準包裝:1
DK-DEV-4SGX530N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP4SGX530 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-5AGTD7N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For 5AGTD7K3F40I3N RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-5AGXB3N/ES 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For 5AGXFB3H6F ES RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-5ASTD5N 功能描述:KIT DEV ARRIA V FPGA 制造商:altera 系列:Arria V ST 零件狀態(tài):在售 類型:FPGA 配套使用產(chǎn)品/相關產(chǎn)品:Arria? V ST 內(nèi)容:板 標準包裝:1