- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17117 > DK-DEV-4SGX230N (Altera)KIT DEVELOPMENT STRATIX IV PDF資料下載
參數(shù)資料
| 型號： | DK-DEV-4SGX230N |
| 廠商： | Altera |
| 文件頁數(shù)： | 72/82頁 |
| 文件大小： | 0K |
| 描述： | KIT DEVELOPMENT STRATIX IV |
| 產(chǎn)品培訓(xùn)模塊： | Three Reasons to Use FPGA's in Industrial Designs |
| 特色產(chǎn)品： | Stratix? IV GX FPGA Development Kit |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Stratix® IV GX |
| 類型： | FPGA |
| 適用于相關(guān)產(chǎn)品： | EP4SGX230K |
| 所含物品： | 開發(fā)板、通用電源、纜線和軟件 |
| 產(chǎn)品目錄頁面： | 607 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | EP4SGX230KF40C3N-ND - IC STRATIX IV FPGA 230K 1517FBGA EP4SGX230KF40C3-ND - IC STRATIX IV FPGA 230K 1517FBGA EP4SGX230HF35C3N-ND - IC STRATIX IV GX 230K 1152-FBGA EP4SGX230HF35C3-ND - IC STRATIX IV GX 230K 1152-FBGA EP4SGX230FF35C3NES-ND - IC STRATIX IV GX 230K 1152-FBGA EP4SGX230FF35C3ES-ND - IC STRATIX IV GX 230K 1152-FBGA EP4SGX230DF29C3NES-ND - IC STRATIX IV GX 230K 780-FBGA EP4SGX230DF29C3ES-ND - IC STRATIX IV GX 230K 780-FBGA |
| 其它名稱： | 544-2594 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當(dāng)前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
1–66
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Glossary
Stratix IV Device Handbook
March 2014
Altera Corporation
Volume 4: Device Datasheet and Addendum
S
SW (sampling
window)
Timing Diagram—the period of time during which the data must be valid in order to capture
it correctly. The setup and hold times determine the ideal strobe position within the sampling
window, as shown:
Single-ended
voltage
referenced I/O
standard
The JEDEC standard for SSTl and HSTL I/O defines both the AC and DC input signal values.
The AC values indicate the voltage levels at which the receiver must meet its timing
specifications. The DC values indicate the voltage levels at which the final logic state of the
receiver is unambiguously defined. After the receiver input has crossed the AC value, the
receiver changes to the new logic state.
The new logic state is then maintained as long as the input stays beyond the AC threshold.
This approach is intended to provide predictable receiver timing in the presence of input
waveform ringing, as shown:
Single-Ended Voltage Referenced I/O Standard
T
tC
High-speed receiver/transmitter input and output clock period.
TCCS (channel-
to-channel-skew)
The timing difference between the fastest and slowest output edges, including tCO variation
and clock skew, across channels driven by the same PLL. The clock is included in the TCCS
measurement (refer to the Timing Diagram figure under SW in this table).
tDUTY
High-speed I/O block: Duty cycle on high-speed transmitter output clock.
Timing Unit Interval (TUI)
The timing budget allowed for skew, propagation delays, and data sampling window.
(TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = tC/w)
tFALL
Signal high-to-low transition time (80-20%)
tINCCJ
Cycle-to-cycle jitter tolerance on the PLL clock input
tOUTPJ_IO
Period jitter on the general purpose I/O driven by a PLL
tOUTPJ_DC
Period jitter on the dedicated clock output driven by a PLL
tRISE
Signal low-to-high transition time (20-80%)
U
——
Table 1–54. Glossary Table (Part 3 of 4)
Letter
Subject
Definitions
Bit Time
0.5 x TCCS
RSKM
Sampling Window
(SW)
RSKM
0.5 x TCCS
VIH(AC)
VIH(DC)
VREF
VIL(DC)
VIL(AC)
VOH
VOL
VCCIO
VSS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-JTL-EZ | CONVERTER MOD DC/DC 28V 25W |
| VE-JTJ-EZ | CONVERTER MOD DC/DC 36V 25W |
| AP432L-13 | IC VREF SHUNT PREC ADJ 8-SOP |
| VE-JTH-EZ | CONVERTER MOD DC/DC 52V 25W |
| RW2-4812S/H3/SMD | CONV DC/DC 2W 36-72VIN 12VOUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DK-DEV-4SGX230N/C2 | 功能描述:EP4SGX230KF40C2N Stratix? IV GX FPGA Evaluation Board 制造商:altera 系列:Stratix? IV GX 零件狀態(tài):過期 類型:FPGA 配套使用產(chǎn)品/相關(guān)產(chǎn)品:EP4SGX230KF40C2N 內(nèi)容:板，線纜，電源 標(biāo)準(zhǔn)包裝:1 |
| DK-DEV-4SGX530N | 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP4SGX530 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓: |
| DK-DEV-5AGTD7N | 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For 5AGTD7K3F40I3N RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓: |
| DK-DEV-5AGXB3N/ES | 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For 5AGXFB3H6F ES RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓: |
| DK-DEV-5ASTD5N | 功能描述:KIT DEV ARRIA V FPGA 制造商:altera 系列:Arria V ST 零件狀態(tài):在售 類型:FPGA 配套使用產(chǎn)品/相關(guān)產(chǎn)品:Arria? V ST 內(nèi)容:板 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。