參數(shù)資料
型號(hào): DS3134
英文描述: Chateau Channelized T1 And E1 And HDLC Controller
中文描述: 不推薦用于新設(shè)計(jì)
文件頁(yè)數(shù): 130/203頁(yè)
文件大?。?/td> 777K
代理商: DS3134
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)當(dāng)前第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)
DS3134
130 of 203
Transmit Packet Descriptors
Figure 8.2.2B
dword 0
Data Buffer Address (32)
dword 1
EOF
dword 2
CV
unused
Byte Count (13)
Next Descriptor Pointer (16)
unused (24)
HDLC Channel (8)
dword 3
unused (15)
PV
Next Pending Descriptor Pointer (16)
Note:
1.
The organization of the Transmit Descriptor is not affected by the enabling of Big Endian
2.
The format of the Transmit Descriptor is almost identical to the Receive Descriptor; this lessens the
burden of the Host in preparing descriptors in store-and-forward applications
3.
Next Descriptor pointer is an index and not an absolute address.
dword 0; Bits 0 to 31 / Data Buffer Address.
Direct 32-bit starting address of the data buffer that is associated
with this transmits descriptor.
dword 1; Bits 0 to 15 / Next Descriptor Pointer.
This 16-bit value is the offset from the Transmit Descriptor
Base Address of the next descriptor in the chain. Only valid if EOF = 0 (next descriptor in the same packet chain)
or if EOF = 1 and CV = 1 (first descriptor in the next packet).
dword 1; Bits 16 to 28 / Byte Count.
Number of bytes stored in the data buffer. Maximum is 8191 bytes (0000h
= 0 bytes / 1FFFh = 8191 bytes).
dword 1; Bit 29 / Unused.
This bit is ignored by the transmit DMA and can be set to any value.
dword 1; Bit 30 / Chain Valid (CV).
If CV is set to a one when EOF = 1, then this indicates that the Next
Descriptor Pointer field is valid and corresponds to the first descriptor of the next packet that is queued up for
transmission. The CV bit is ignored when EOF = 0.
dword 1; Bit 31 / End Of Frame (EOF).
When set to a one, this bit indicates that the descriptor is the last
buffer in the current packet. When set to a zero, this bit indicates that Next Descriptor Pointer field is valid and
points to the next descriptor in the packet chain.
dword 2; Bits 0 to 7 / HDLC Channel Number.
HDLC channel number, which can be from 1 to 256.
00000000 (00h) = HDLC Channel Number 1
11111111 (FFh) = HDLC Channel Number 256
dword 2; Bits 8 to 31 / Unused.
These bits are ignored by the transmit DMA and can be set to any value.
dword 3; Bits 0 to 15 / Next Pending Descriptor Pointer.
This 16-bit value is the offset from the Transmit
Descriptor Base Address to another the descriptor chain that is queued up for transmission. The transmit DMA
can store up to 2 queued packet chains internally but additional packet chains must be stored as a link list by the
transmit DMA using this field. This field is only valid if PV = 1 and it should be set to 0000h by the Host when
the Host is preparing the descriptor.
dword 3; Bit 16 / Pending Descriptor Valid (PV).
If set, this bit indicates that the Next Pending Descriptor
Pointer field is valid and corresponds to the first descriptor of the next packet chain that is queued up for
transmission. This field is written to by the transmit DMA to link descriptors together and should always be set to
0 by the Host.
dword 3; Bits 17 to 31 / Unused.
These bits are ignored by the transmit DMA and can be set to any value.
相關(guān)PDF資料
PDF描述
DS3160 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
DS3171 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3171N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS-313PIN 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Analog Miscellaneous
DS-313-PIN 功能描述:信號(hào)調(diào)節(jié) RoHS:否 制造商:EPCOS 產(chǎn)品:Duplexers 頻率:782 MHz, 751 MHz 頻率范圍: 電壓額定值: 帶寬: 阻抗:50 Ohms 端接類(lèi)型:SMD/SMT 封裝 / 箱體:2.5 mm x 2 mm 工作溫度范圍:- 30 C to + 85 C 封裝:Reel
DS31400 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter
DS31400DK 功能描述:時(shí)鐘和定時(shí)器開(kāi)發(fā)工具 DS31400 Dev Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類(lèi)型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
DS31400GN 功能描述:計(jì)時(shí)器和支持產(chǎn)品 Not Available From Mouser RoHS:否 制造商:Micrel 類(lèi)型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時(shí)器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel