參數資料
型號: EPF10K100EQI208-2
廠商: Altera
文件頁數: 11/100頁
文件大?。?/td> 0K
描述: IC FLEX 10K FPGA 100K 208-PQFP
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 72
系列: FLEX-10KE®
LAB/CLB數: 624
邏輯元件/單元數: 4992
RAM 位總計: 49152
輸入/輸出數: 147
門數: 257000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 208-BFQFP
供應商設備封裝: 208-PQFP(28x28)
18
Altera Corporation
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
The programmable flipflop in the LE can be configured for D, T, JK, or SR
operation. The clock, clear, and preset control signals on the flipflop can
be driven by global signals, general-purpose I/O pins, or any internal
logic. For combinatorial functions, the flipflop is bypassed and the output
of the LUT drives the output of the LE.
The LE has two outputs that drive the interconnect: one drives the local
interconnect and the other drives either the row or column FastTrack
Interconnect routing structure. The two outputs can be controlled
independently. For example, the LUT can drive one output while the
register drives the other output. This feature, called register packing, can
improve LE utilization because the register and the LUT can be used for
unrelated functions.
The FLEX 10KE architecture provides two types of dedicated high-speed
data paths that connect adjacent LEs without using local interconnect
paths: carry chains and cascade chains. The carry chain supports
high-speed counters and adders and the cascade chain implements
wide-input functions with minimum delay. Carry and cascade chains
connect all LEs in a LAB as well as all LABs in the same row. Intensive use
of carry and cascade chains can reduce routing flexibility. Therefore, the
use of these chains should be limited to speed-critical portions of a design.
Carry Chain
The carry chain provides a very fast (as low as 0.2 ns) carry-forward
function between LEs. The carry-in signal from a lower-order bit drives
forward into the higher-order bit via the carry chain, and feeds into both
the LUT and the next portion of the carry chain. This feature allows the
FLEX 10KE architecture to implement high-speed counters, adders, and
comparators of arbitrary width efficiently. Carry chain logic can be
created automatically by the Altera Compiler during design processing,
or manually by the designer during design entry. Parameterized functions
such as LPM and DesignWare functions automatically take advantage of
carry chains.
Carry chains longer than eight LEs are automatically implemented by
linking LABs together. For enhanced fitting, a long carry chain skips
alternate LABs in a row. A carry chain longer than one LAB skips either
from even-numbered LAB to even-numbered LAB, or from odd-
numbered LAB to odd-numbered LAB. For example, the last LE of the
first LAB in a row carries to the first LE of the third LAB in the row. The
carry chain does not cross the EAB at the middle of the row. For instance,
in the EPF10K50E device, the carry chain stops at the eighteenth LAB and
a new one begins at the nineteenth LAB.
相關PDF資料
PDF描述
EMC60DRYS CONN EDGECARD 120PS DIP .100 SLD
AMC26DRAN CONN EDGECARD 52POS .100 R/A DIP
AX1000-1FGG484I IC FPGA AXCELERATOR 1M 484-FBGA
AX1000-1FG484I IC FPGA AXCELERATOR 1M 484-FBGA
AMC26DRAH CONN EDGECARD 52POS .100 R/A DIP
相關代理商/技術參數
參數描述
EPF10K100EQI208-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI208-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC