Figure 9 shows how an n-bit full adder can be implemented in " />
參數(shù)資料
型號(hào): EPF10K100EQI208-2
廠商: Altera
文件頁(yè)數(shù): 12/100頁(yè)
文件大小: 0K
描述: IC FLEX 10K FPGA 100K 208-PQFP
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 72
系列: FLEX-10KE®
LAB/CLB數(shù): 624
邏輯元件/單元數(shù): 4992
RAM 位總計(jì): 49152
輸入/輸出數(shù): 147
門數(shù): 257000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
Altera Corporation
19
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
Figure 9 shows how an n-bit full adder can be implemented in n +1 LEs
with the carry chain. One portion of the LUT generates the sum of two bits
using the input signals and the carry-in signal; the sum is routed to the
output of the LE. The register can be bypassed for simple adders or used
for an accumulator function. Another portion of the LUT and the carry
chain logic generates the carry-out signal, which is routed directly to the
carry-in signal of the next-higher-order bit. The final carry-out signal is
routed to an LE, where it can be used as a general-purpose signal.
Figure 9. FLEX 10KE Carry Chain Operation (n-Bit Full Adder)
LUT
a1
b1
Carry Chain
s1
LE1
Register
a2
b2
Carry Chain
s2
LE2
Register
Carry Chain
sn
LEn
Register
an
bn
Carry Chain
Carry-Out
LEn + 1
Register
Carry-In
LUT
相關(guān)PDF資料
PDF描述
EMC60DRYS CONN EDGECARD 120PS DIP .100 SLD
AMC26DRAN CONN EDGECARD 52POS .100 R/A DIP
AX1000-1FGG484I IC FPGA AXCELERATOR 1M 484-FBGA
AX1000-1FG484I IC FPGA AXCELERATOR 1M 484-FBGA
AMC26DRAH CONN EDGECARD 52POS .100 R/A DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF10K100EQI208-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI208-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EQI240-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC