- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16860 > EVAL-ADUC7036QSPZ (Analog Devices Inc)BOARD EVAL FOR ADUC7036 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADUC7036QSPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 32/132頁(yè) |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADUC7036 |
| 設(shè)計(jì)資源： | EVAL-ADUC7036 Schematic & Brd Outline EVAL ADUC7036 Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuickStart™ PLUS 套件 |
| 主要目的： | 電源管理，電池監(jiān)控器 |
| 嵌入式： | 是，MCU，16/32 位 |
| 已用 IC / 零件： | ADuC7036 |
| 已供物品： | 板，線纜，文檔，仿真器，電源，軟件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
ADuC7036
Rev. C | Page 127 of 132
TRANSMIT DATA
TO MASTER
TRANSMIT SECOND
PARITY BIT
RECEIVE DATA
FROM MASTER
RECEIVE SECOND
PARITY BIT
RECEIVE
SYNCHRONIZATION
PULSES
RECEIVE
DIRECTION
BIT
RECEIVE
SLAVE
ADDRESS
RECEIVE
REGISTER
ADDRESS
RECEIVE FIRST
PARITY BIT
TRANSMIT
ACK/NACK
INITIALIZE BSD
HARDWARE/
SOFTWARE
07
47
4-
0
54
BSD DATA TRANSMISSION
User code forces the GPIO_12 signal low for a specified time to
transmit data in BSD mode. In addition, user code uses the sync
timer (LHSVAL0), the LHS sync capture register (LHSCAP), and
the LHS sync compare register (LHSCMP) to determine the
length of time that the BSD bus should be held low for bit
transmissions in the 0 or 1 state.
As described in the BSD Example Pulse Widths section, even
when the slave is transmitting, the master always starts the bit
transmission period by pulling the BSD bus low. If BSD mode
is selected (LHSCON0[6] = 1), the LIN sync timer value is
captured in LHSCAP on every falling edge of the BSD bus.
The LIN sync timer runs continuously in BSD mode.
Then, user code can immediately force GPIO_12 low and read
the captured timer value from LHSCAP. Next, the user can calcu-
late how many clock periods (with a 5 MHz clock) should elapse
before the GPIO_12 is driven high for a pulse width in the 0 or
1 state. The calcaulated number can be added to the LHSCAP
value and written into the LHSCMP register. If LHSCON0[5] is
set, the sync timer, which continues to count (being clocked by
a 5 MHz clock), eventually equals the LHSCMP value and
generates an LHS compare interrupt (LHSSTA[3]).
The response to this interrupt should be to force the GPIO_12
signal (and, therefore, the BSD bus) high. The software control
of the GPIO_12 signal, along with the correct use of the LIN
synchronization timers, ensures that valid pulse widths in the
0 and 1 states can be transmitted from the ADuC7036, as shown
in Figure 59. Again, care must be taken if switching from BSD
write mode to BSD read mode, as described in Table 93 (see the
LHSCON0[8] bit.)
Figure 57. BSD Slave Node State Machine
BSD PERIOD
IN 0 STATE
BSD PERIOD
IN 1 STATE
LHSVAL0 LOADED
INTO LHSCAP HERE
2
MASTER DRIVES
BSD BUS LOW
1
SOFTWARE ASSERTS
BSD LOW HERE
3
SOFTWARE DEASSERTS
BSD HIGH HERE
5
LHSCMP = LHSVAL0
INTERRUPT GENERATED
HERE
4
07
47
4-
05
6
BSD DATA RECEPTION
To receive data, the LIN/BSD peripheral must first be con-
figured in BSD mode where LHSCON0[6] = 1. In this mode,
LHSCON0[8] should be set to ensure that the LHS break timer
section) generates an interrupt on the rising edge of the BSD bus.
The LHS break timer is cleared and starts counting on the falling
edge of the BSD bus; the timer is subsequently stopped and
generates an interrupt on the rising edge of the BSD bus. Given
that the LHS break timer is clocked by the low power 131 kHz
oscillator, the value in LHSVAL1 can be interpreted by user code
to determine if the received data bit is a BSD sync pulse, 0, or 1.
Figure 59. Master Read, Slave Transmit
WAKE-UP FROM BSD INTERFACE
The MCU core can be awakened from power-down via the BSD
physical interface. Before entering power-down mode, user code
should enable the start condition interrupt (LHSCON0[3]). When
this interrupt is enabled, a high-to-low transition on the LIN/BSD
pin generates an interrupt event and wakes up the MCU core.
BSD PERIOD
IN 0 STATE
BSD PERIOD
IN 1 STATE
LHSVAL1 CLEARED
AND STARTS COUNTING
ON THIS EDGE
1
LHSVAL1 STOPPED
AND GENERATES
INTERRUPT ON THIS EDGE
2
07
47
4-
05
5
Figure 58. Master Transmit, Slave Read
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVB90308 | DEMO KIT MLX90308 SENS INTERFACE |
| MLG0603S4N7S | INDUCTOR MULTILAYER 4.7NH 0201 |
| KSZ8041TL-EVAL | BOARD EVALUATION KSZ8041TL |
| EEU-FR1J180 | CAP ALUM 18UF 63V 20% RADIAL |
| MLG0603S3N6S | INDUCTOR MULTILAYER 3.6NH 0201 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC7039QSPZ | 功能描述:BOARD EVAL FOR ADUC7039 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC7060QSPZ | 功能描述:KIT DEV QUICK START ADUC7060 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC7060QSPZU1 | 制造商:Analog Devices 功能描述: |
| EVALADUC7060QSPZU2 | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Boxed Product (Development Kits) |
| EVAL-ADUC7061MKZ | 功能描述:開(kāi)發(fā)板和工具包 - ARM Quick Start Development System RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評(píng)估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。