ADuC832
Data Sheet
Rev. B | Page 10 of 92
TIMING SPECIFICATIONS
AVDD = 2.7 V to 3.6 V or 4.75 V to 5.25 V, DVDD = 2.7 V to 3.6 V or 4.75 V to 5.25 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 2. Clock Input (External Clock Applied on XTAL1)
32.768 kHz External Crystal
Description
Min
Typ
Max
Unit
tCK
30.52
μs
tCKL
15.16
μs
tCKH
15.16
μs
tCKR
20
ns
tCKF
20
ns
1/tCORE
ADuC832 core clock frequenc
y40.131
16.78
MHz
tCORE
ADuC832 core clock per
iod50.476
μs
tCYC
ADuC832 machine cycle
time60.72
5.7
91.55
μs
1 AC inputs during testing are driven at DVDD 0.5 V for a Logic 1 and 0.45 V for a Logic 0. Timing measurements are made at VIH minimum for a Logic 1 and VIL maximum for
2 For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the
3 CLOAD for all outputs = 80 pF, unless otherwise noted.
4 The ADuC832 internal PLL locks onto a multiple (512 times) the external crystal frequency of 32.768 kHz to provide a stable 16.78 MHz internal clock for the system.
The core can operate at this frequency or at a binary submultiple called Core_CLK, selected via the PLLCON SFR.
5 This number is measured at the default Core_CLK operating frequency of 2.09 MHz.
6 ADuC832 machine cycle time is nominally defined as 12/Core_CLK.
tCKH
tCKL
tCK
tCKF
tCKR
0
29
87-
0
86
Figure 3. XTAL1 Input
DVDD –0.5V
0.45V
0.2DVDD + 0.9V
TEST POINTS
0.2DVDD – 0.1V
VLOAD – 0.1V
VLOAD
VLOAD + 0.1V
TIMING
REFERENCE
POINTS
VLOAD – 0.1V
VLOAD
VLOAD + 0.1V
0
29
87-
0
87
Figure 4. Timing Waveform Characteristics