- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16570 > EVAL-ADV7393EBZ (Analog Devices Inc)BOARD EVAL FOR ADV7393 ENCODER PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADV7393EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADV7393 ENCODER |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 視頻，視頻編碼器 |
| 已用 IC / 零件： | ADV7393 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADV7393BCPZ-ND - IC DAC VIDEO HDTV 10BIT 40LFCSP ADV7393BCPZ-REEL-ND - IC DAC ENCODER VID HDTV 40-LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
ADV7390/ADV7391/ADV7392/ADV7393
Data Sheet
Rev. G | Page 20 of 108
Pin No.
Mnemonic
Input/
Output
Description
ADV7390/
ADV7391
ADV7392/
ADV7393
ADV7390
WLCSP
24
30
A1
RSET
I
Controls the amplitudes of the DAC 1, DAC 2, and DAC 3
outputs. For full-drive operation (for example, into a 37.5 Ω
load), a 510 Ω resistor must be connected from RSET to
AGND. For low-drive operation (for example, into a 300 Ω
load), a 4.12 kΩ resistor must be connected from RSET to
AGND.
23
29
C2
COMP
O
Compensation Pin. Connect a 2.2 nF capacitor from COMP
to VAA.
B1
DAC 1
O
DAC Output. Full-drive and low-drive capable DAC
22, 21, 20
28, 27, 26
DAC 1, DAC 2,
DAC 3
O
DAC Outputs. Full-drive and low-drive capable DACs.
12
14
F3
SCL
I
I2C Clock Input.
11
13
F2
SDA
I/O
I2C Data Input/Output.
10
12
E3
ALSB
I
14
20
D3
RESET
I
Resets the on-chip timing generator and sets the ADV739x
into its default mode.
19
25
C1
VAA
P
Analog Power Supply (2.7 V or 3.3 V).
5, 28
6, 35
A3, D4
VDD
P
Digital Power Supply (1.8 V). For dual-supply
configurations, VDD can be connected to other 1.8 V
supplies through a ferrite bead or suitable filtering.
1
A5
VDD_IO
P
Input/Output Digital Power Supply (1.8 V or 3.3 V).
17
23
E1
PVDD
P
PLL Power Supply (1.8 V). For dual-supply configurations,
PVDD can be connected to other 1.8 V supplies through a
ferrite bead or suitable filtering.
16
22
E2
EXT_LF
I
External Loop Filter for the Internal PLL.
15
21
F1
PGND
G
PLL Ground Pin.
18
24
D1
AGND
G
Analog Ground Pin.
6, 29
7, 36
C3, D5
DGND
G
Digital Ground Pin.
32
40
D2
GND_IO
G
Input/Output Supply Ground Pin.
External Pad
EPAD
G
Connect to analog ground (AGND).
1
ED = enhanced definition = 525p and 625p.
2
LSB = least significant bit. In the ADV7390/ADV7392, setting the LSB to 0 sets the I2C address to 0xD4. Setting it to 1 sets the I2C address to 0xD6. In the
ADV7391/ADV7393, setting the LSB to 0 sets the I2C address to 0x54. Setting it to 1 sets the I2C address to 0x56.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK672M/2-3-R | CABLE MINI USB 5PIN 3M 2.0 VERS |
| AK669-18-BLACK-R | CABLE USB 1.1 A-A M-F BLACK 1.8M |
| H3AKH-1436G | IDC CABLE - HSC14H/AE14G/HPK14H |
| EET-UQ2C152DA | CAP ALUM 1500UF 160V 20% SNAP |
| ADP195-EVALZ | BOARD EVALUATION FOR ADP195 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADV739XFEZ | 功能描述:BOARD EVAL FOR ADV739XFEZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADV7400AEBM | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| EVAL-ADV7400EBM | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADV7400EBM-U2 | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADV7401EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。