參數(shù)資料
型號： GT-48208
廠商： Galileo Technology Services, LLC
英文描述： Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器)
中文描述： 先進的交換式以太網(wǎng)控制器的10 10/100 BaseX（高級交換式10 10/100 BaseX以太網(wǎng)控制器）
文件頁數(shù)： 134/135頁
文件大?。?/td> 1619K
代理商： GT-48208
GT-482xx Switched Ethernet Controllers for 10+10/100 BaseX
GALI
LEO
TECHNOLOGY
CONFI
D
ENTI
AL
--
DO
NOT
REPRODUCE
98
Revision 1.2
1. Note: For compliance with IEEE standards 802.1P and 802.1Q this register should be programmed to 0x8100 for P3/P4.
Table 43: SMI Register, Offset: 0x50
B i t s
Field N a m e
Function
Init i al Va lue
15:0
Data
For SMI READ operation: Two CPU transactions are
required: (1) CPU write to the SMI register with
OpCode = 1, PhyAd, RegAd with the Data being any
value. (2) CPU read from the SMI register. When read-
ing back the SMI register, the Data is the addressed
Phy register contents if the ReadValid bit (#27) is 1.
The Data remains undefined as long as ReadValid is 0.
For SMI WRITE operation: One CPU transaction is
required: CPU write to the SMI register with OpCode =
0, PhyAd, RegAd with the Data to be written to the
addressed Phy register.
N/A
20:16
PhyAd
PHY device address
0x0
25:21
RegAd
PHY device register address
0x0
26
OpCode
0 - Write
1 - Read
0x0
27
ReadValid
1 - indicates that the Read operation has been com-
pleted for the addressed RegAd register, and the data
is valid on the Data field.
0x0
28
Busy
Busy bit
0 - Not Busy, the CPU can re-load this register
1 - Busy - The data in this register was not processed.
The CPU should not re-load this register.
Busy bit is set to 1 by the CPU and cleared when the
data was written to the PHY registers.
0x0
31:29
N/A
This bits should be driven 0x0 during any write to the
SMI register.
0x0
Table 44: 802.1Q Ethertype Register, Offset: 0x54
B i t s
Field N a m e
Funct ion
Init i al Va lu e
15:0
VLEtherType
VL EtherType value
0x0 - P0/P1/P2
0x8100 - P3/P41
Table 45: General Purpose Register1, Offset: 0x58
B i t s
Field N a m e
Funct ion
Initial Va lue
11:0
GP
General Purpose value - These pins are used to sample or
to drive the ColE/GP[11:0] pins in 10Base-T or 10Base-FL
modes.
0x0
相關PDF資料
PDF描述
GT-48212 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-64010A System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器)
GT-64012 Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000處理器的二級高速緩存控制器)
GT-64111 System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系統(tǒng)控制器)
GT-96100A Advanced Communication Controller That Handles a Wide Range of Serial Communication Protocols,such as Ethernet,Fast Ethernet,and HDLC(通信協(xié)議的高級通信協(xié)議（以太網(wǎng)、快速以太網(wǎng)、HDLC）控制器)
相關代理商/技術參數(shù)
參數(shù)描述
GT48212-A6-PBB1C000 制造商:Marvell 功能描述:
GT48212-A6-PBB-C000 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays
GT48300-A1-BBE1C083 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083
GT48300-A1-BBE-C000 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000
GT48300-A1-BBE-C08 制造商:Marvell 功能描述:MVLGT48300-A1-BBE-C083 4 PORT 83MHZ G.LI
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*