參數(shù)資料
型號: ICS1892Y-10
英文描述: 10Base-T/100Base-TX Integrated PHYceiver
文件頁數(shù): 6/148頁
文件大小: 816K
代理商: ICS1892Y-10
ICS1892, Rev. D, 2/26/01
February 26, 2001
6
Table of Contents
ICS1892 Data Sheet
2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
Table of Contents
Section
8.11
8.11.1
8.11.2
8.11.3
8.11.4
8.11.5
8.11.6
8.11.7
8.11.8
8.11.9
Title
Page
Register 16: Extended Control Register .................................................... 86
Command Override Write Enable (bit 16.15) ............................................ 87
ICS Reserved (bits 16.14:11) .................................................................... 87
PHY Address (bits 16.10:6) ....................................................................... 87
Stream Cipher Scrambler Test Mode (bit 16.5) ......................................... 87
ICS Reserved (bit 16.4) ............................................................................. 87
NRZ/NRZI Encoding (bit 16.3) ................................................................... 87
Invalid Error Code Test (bit 16.2) .............................................................. 88
ICS Reserved (bit 16.1) ............................................................................. 88
Stream Cipher Disable (bit 16.0) ............................................................... 88
8.12
8.12.1
8.12.2
8.12.3
8.12.4
8.12.5
8.12.6
8.12.7
8.12.8
8.12.9
8.12.10
8.12.11
8.12.12
8.12.13
8.12.14
Register 17: Quick Poll Detailed Status Register ...................................... 89
Data Rate (bit 17.15) ................................................................................. 90
Duplex (bit 17.14) ...................................................................................... 90
Auto-Negotiation Progress Monitor (bits 17.13:11) ................................... 91
100Base Receive Signal Lost (bit 17.10) .................................................. 91
PLL Lock Error (bit 17.9) ........................................................................... 92
False Carrier (bit 17.8) ............................................................................... 92
Invalid Symbol (bit 17.7) ............................................................................ 92
Halt Symbol (bit 17.6) ................................................................................ 93
Premature End (bit 17.5) ........................................................................... 93
Auto-Negotiation Complete (bit 17.4) ........................................................ 93
100Base-TX Signal Detect (bit 17.3) ......................................................... 93
Jabber Detect (bit 17.2) ............................................................................. 93
Remote Fault (bit 17.1) .............................................................................. 94
Link Status (bit 17.0) .................................................................................. 94
8.13
8.13.1
8.13.2
8.13.3
8.13.4
8.13.5
8.13.6
8.13.7
8.13.8
8.13.9
Register 18: 10Base-T Operations Register .............................................. 95
ICS Reserved (bit 18.15) ........................................................................... 95
Polarity Reversed (bit 18.14) ..................................................................... 96
ICS Reserved (bits 18.13:6) ...................................................................... 96
Jabber Inhibit (bit 18.5) .............................................................................. 96
ICS Reserved (bit 18.4) ............................................................................. 96
Auto Polarity Inhibit (bit 18.3) .................................................................... 96
SQE Test Inhibit (bit 18.2) ......................................................................... 96
Link Loss Inhibit (bit 18.1) .......................................................................... 97
Squelch Inhibit (bit 18.0) ............................................................................ 97
相關(guān)PDF資料
PDF描述
ICS1892Y-14 10Base-T/100Base-TX Integrated PHYceiver
ICS1893AF 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM
ICS1893Y-10 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM
ICS1893 3.3-V 10Base-T/100Base-TX Integrated PHYceiver⑩
ICS2002 Wavedec Digital Audio Codec
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS1892Y-14 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver
ICS1893 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver
ICS1893_09 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver?
ICS1893AF 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:PHYceiver™ 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應商設備封裝:16-SOIC 包裝:帶卷 (TR)
ICS1893AFI 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:PHYceiver™ 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應商設備封裝:16-SOIC 包裝:帶卷 (TR)