- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360744 > ICS1892Y 10Base-T/100Base-TX Integrated PHYceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS1892Y |
| 英文描述： | 10Base-T/100Base-TX Integrated PHYceiver |
| 文件頁(yè)數(shù)： | 16/148頁(yè) |
| 文件大小： | 816K |
| 代理商： | ICS1892Y |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
ICS1892, Rev. D, 2/26/01
February 26, 2001
16
Chapter 4
Overview of the ICS1892
ICS1892 Data Sheet
2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
4.1
100Base-TX Operation
During 100Base-TX data transmission, the ICS1892 accepts packets from a MAC/repeater and inserts
Start-of-Stream Delimiters (SSDs) and End-of-Stream Delimiters (ESDs) into the data stream. The
ICS1892 encapsulates each MAC/repeater frame, including the preamble, with an SSD and an ESD. As
per the ISO/IEC Standard, the ICS1892 replaces the first octet of each MAC preamble with an SSD and
appends an ESD to the end of each MAC/repeater frame.
When receiving data from the medium, the ICS1892 removes each SSD and replaces it with the
pre-defined preamble pattern before presenting the nibbles to its MAC/Repeater Interface. When the
ICS1892 encounters an ESD in the data stream, signifying the end of the frame, it ends the presentation of
nibbles to its MAC/Repeater Interface. Therefore, the local MAC/repeater receives an unaltered copy of the
transmitted frame sent by the remote MAC/repeater.
During periods when MAC frames are being neither transmitted nor received, the ICS1892 signals and
detects the IDLE condition on the Link Segment. In the 100Base-TX mode, the ICS1892 transmit channel
sends a continuous stream of scrambled ones to signify the IDLE condition. Similarly, the ICS1892 receive
channel continually monitors its data stream and looks for a pattern of scrambled ones. The results of this
signaling and monitoring provide the ICS1892 with the means to establish the integrity of the Link Segment
between itself and its remote link partner and informing its Station Management Entity (STA) of the link
status.
For 100M data transmission, the ICS1892 MAC/Repeater Interface can be configured to provide either a
100M Media Independent Interface (MII) or a 100M Symbol Interface. With the Symbol Interface
configuration, the data stream bypasses the ICS1892 Physical Coding sublayer (PCS) and the following
results:
1.
The ICS1892 shifts the responsibility of performing the 4B/5B translation to the MAC/repeater. As a
result, the requirement is for a 5-bit data path between the MAC/repeater and the ICS1892.
The latency through the ICS1892 reduces. (The ICS1892 provides this 100M Symbol Interface
primarily for repeater applications for which latency is a critical performance parameter.)
2.
4.2
10Base-T Operation
During 10Base-T data transmission, the ICS1892 inserts only the IDL delimiter into the data stream. The
ICS1892 appends the IDL delimiter to the end of each MAC frame. It is not required to insert an SSD-like
delimiter because the 10Base-T preamble already has a Start-of-Frame delimiter (SFD).
When receiving data from the medium (such as a twisted-pair cable), the ICS1892 uses the preamble to
synchronize its receive clock. When the ICS1892 receive clock establishes lock, it presents the preamble
nibbles to its MAC/Repeater Interface. The 10M MAC/Repeater Interface can be configured as either a
10M MII, a 10M Serial Interface, or a Link Pulse Interface.
In 10M operations, during periods when MAC frames are being neither transmitted nor received, the
ICS1892 signals and detects Normal Link Pulses. This action allows the integrity of the Link Segment with
the remote link partner to be established and then reported to the ICS1892’s STA.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1892Y-10 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893AF | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
| ICS1893Y-10 | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
| ICS1893 | 3.3-V 10Base-T/100Base-TX Integrated PHYceiver⑩ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1892Y-10 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893_09 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver? |
| ICS1893AF | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:PHYceiver™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。