- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360744 > ICS1892Y 10Base-T/100Base-TX Integrated PHYceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS1892Y |
| 英文描述： | 10Base-T/100Base-TX Integrated PHYceiver |
| 文件頁(yè)數(shù)： | 50/148頁(yè) |
| 文件大?。?/td> | 816K |
| 代理商： | ICS1892Y |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
ICS1892, Rev. D, 2/26/01
February 26, 2001
50
Chapter 7
Functional Blocks
ICS1892 Data Sheet
2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
7.5.4
10Base-T Operation: Idle
The ICS1892 10Base-T Idle Function transmits link pulses in the absence of data (that is, when the
MAC/repeater is not requiring it to transmit any data). During this time the link is Idle, and the 10Base-T Idle
Function begins periodically transmitting link pulses at a rate of one pulse every 16 ms, as defined in the
ISO/IEC 8802-3 standard. In 10Base-T mode, the ICS1892 transmits link pulses whenever the
MAC/repeater does not have any data available for transmission. The ICS1892 continues transmitting link
pulses while receiving data. Because link pulses indicate an idle state for a link, this situation does not
generate a Collision Detect signal (COL).
7.5.5
10Base-T Operation: Link Monitor
When the ICS1892 is in 10Base-T mode, the Link Monitor Function observes the data received by the
10Base-T Twisted-Pair Receiver to determine the link status. The results of this continual monitoring are
stored in the Link Status bit. The Station Management entity (STA) can access the Link Status bit in either
the Status Register (bit 1.2) or the QuickPoll Detailed Status Register (bit 17.0). This Link Status bit is a
latching low (LL) bit. (For more information on latching high and latching low bits, see
Section 8.1.4.1,
“Latching High Bits”
and
Section 8.1.4.2, “Latching Low Bits”
.)
The STA can control the execution of the Smart Squelch Function using bit 18.0 (the Smart Squelch Inhibit
bit in the 10Base-T Operations Register). The Squelch Inhibit bit allows an STA to control the ICS1892
Squelch Detection in 10Base-T mode. When an STA sets this bit to logic:
Zero, before the ICS1892 can establish a valid link, the ICS1892 must receive valid 10Base-T data.
One, before the ICS1892 can establish a valid link, the ICS1892 must receive both valid 10Base-T data
followed by an IDL.
The criteria used by the Link Monitoring Function to declare a link either valid (that is, ‘established’ or ‘up’)
or invalid (that is, ‘failed’ or ‘down’) depends upon the present state of the link and the incoming data. When
the 10Base-T link is:
Valid, the Link Monitor Function continues to report the link as valid as long as it detects either data or
Normal Link Pulses (NLPs) on its Twisted-Pair Receiver. If the 10Base-T Operations Register’s Smart
Squelch Inhibit bit (bit 18.0) is:
– Enabled, before the 10Base-T link can be valid, there must be an IDL at the end of a data packet.
– Disabled, before the 10Base-T link can be valid, all that is needed is a data packet.
Invalid, the Link Monitor Function must detect one of three events before transitioning the link from the
invalid state to the valid state. If the ICS1892 receives any of the following it changes the status of the
link from invalid to valid:
– More than seven Normal Link Pulses (NLPs)
– Any data
– Any data followed by a valid IDL
The ICS1892 receives data when the Twisted-Pair Receiver phase-locked loop can acquire lock and
extract the receive clock from the incoming data stream for three bit times.
If the ICS1892 receives neither data nor NLPs (that is, the link shows either no activity or inconsistent
activity) for more than 81 to 83 ms, then the ICS1892 declares the link invalid and sets the LL Link Status
bit to logic zero. The LL Link Status bit remains latched in the cleared state until a reset occurs or until
the STA reads it while the link is valid.
Note:
1.
When the link is invalid and the ICS1892 detects the presence of data, the ICS1892
does not transition
the link to the valid state until after the reception of the present packet is complete.
Enabling or disabling the Smart Squelch Function affects the Link Monitor function.
A transition from the invalid state to the valid state does not automatically update the LL Link Status bit.
2.
3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1892Y-10 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893AF | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
| ICS1893Y-10 | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
| ICS1893 | 3.3-V 10Base-T/100Base-TX Integrated PHYceiver⑩ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1892Y-10 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893_09 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver? |
| ICS1893AF | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:PHYceiver™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。