- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360744 > ICS1892Y 10Base-T/100Base-TX Integrated PHYceiver PDF資料下載
參數(shù)資料
| 型號： | ICS1892Y |
| 英文描述： | 10Base-T/100Base-TX Integrated PHYceiver |
| 文件頁數(shù)： | 25/148頁 |
| 文件大?。?/td> | 816K |
| 代理商： | ICS1892Y |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
Chapter 6
Interface Overviews
ICS1892, Rev. D, 2/26/01
February 26, 2001
25
ICS1892
2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
6.2
100M Symbol Interface
The 100M Symbol Interface has a primary objective of supporting
100Base-TX repeater applications for
which the repeater requires only recovered parallel data and for which the repeater provides all the
necessary framing and control functions.
When the Mac/Repeater Interface is configured for 100M Symbol operations, the ICS1892 and the
MAC/repeater exchange unframed 5-bit, parallel symbols at a 25-MHz clock rate.
The ICS1892 configuration functions determine the operation of the MAC/Repeater Interface. The
configuration functions are controlled by either input pins (in which case, the HW/SW pin is logic zero to
select the hardware mode) or Management Register bits (in which case, the HW/SW pin is logic one to
select the software mode).
In hardware mode, the ICS1892 enables the 100M Symbol Interface when both of the following are true:
– The MII/SI input pin is logic one (that is, the selection is for the Symbol Interface).
– The 10/100SEL input pin is logic one (that is, the selection is for 100M operations).
In software mode, the ICS1892 enables the 100M Symbol Interface when both the following are true:
– The MII/SI input pin is logic one (that is, the selection is for the Symbol Interface).
– The Control Register Data Rate bit (bit 0.13) is set to logic one (that is, the selection is for selecting
100M operations)
Note:
In software mode, the 10/100SEL pin becomes an output that indicates the state of bit 0.13.
The 100M Symbol Interface bypasses the ICS1892 PCS and provides a direct unscrambled, unframed,
5-bit interface between the MAC/repeater and the PMA sublayer. A benefit of bypassing the PCS is a
reduction in the latency through the ICS1892. That is, when the ICS1892 MAC/Repeater Interface is
configured as a 100M Symbol Interface, the bit delays through the ICS1892 are smaller than the standard
MII Data Interface can allow. The ICS1892 provides this 100M Symbol Interface primarily for Repeater
applications, for which latency is a critical performance parameter.
In addition to the exchange of symbol data, the ICS1892 provides ISO/IEC-compliant control signals (such
as CRS) to the MAC/repeater. The ICS1892 CRS signal provides a fast look-ahead, which can benefit a
repeater application.
In the 100M Symbol Interface mode, the ICS1892 continues to assert the CRS signal using its PCS logic.
This action does not affect the bit delay or latency because the PCS CRS logic examines the bits received
from the PMA sublayer serially. In fact, because the PCS CRS does not wait for a nibble or symbol to be
constructed, the PCS CRS is available in advance of the symbol generation. Therefore, by employing the
PCS CRS generation logic, the ICS1892 can provide an ‘early’ indication of a Carrier Detect to the
MAC/repeater.
The 100M Symbol Interface consists of the following fourteen signals: STCLK, STD[4:0], SRCLK,
SRD[4:0], SCRS, and SD. (When the ICS1892 MAC/Repeater Interface is configured for 100M Symbol
operations, its default MII pin names and their associated functions are redefined. For more information,
see
Section 9.2.4.2, “MAC/Repeater Interface Pins for 100M Symbol Interface”
.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1892Y-10 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893AF | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
| ICS1893Y-10 | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
| ICS1893 | 3.3-V 10Base-T/100Base-TX Integrated PHYceiver⑩ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1892Y-10 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893_09 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver? |
| ICS1893AF | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:PHYceiver™ 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。