- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄67723 > ISP1583ET2 (NXP SEMICONDUCTORS) UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF資料下載
參數(shù)資料
| 型號(hào)： | ISP1583ET2 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封裝： | 6 X 6 MM, 0.80 MM HEIGHT, LEAD FREE, PLASTIC, MO-195, SOT543-1,TFBGA-64 |
| 文件頁(yè)數(shù)： | 47/100頁(yè) |
| 文件大?。?/td> | 508K |
| 代理商： | ISP1583ET2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)
ISP1583_7
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 22 September 2008
49 of 99
NXP Semiconductors
ISP1583
Hi-Speed USB peripheral controller
9.4.2 DMA Transfer Counter register (address: 34h)
This 4-byte register sets up the total byte count for a DMA transfer (DMACR). It indicates
the remaining number of bytes left for transfer. The bit allocation is given in Table 54.
For IN endpoint — Because there is a FIFO in the ISP1583 DMA controller, some data
may remain in the FIFO during the DMA transfer. The maximum FIFO size is 8 bytes, and
the maximum delay time for data to be shifted to endpoint buffer is 60 ns.
For OUT endpoint — Data will not be cleared from the endpoint buffer, until all the data is
read from the DMA FIFO.
11h
Reset DMA
Reset DMA: Initializes the DMA core to its power-on reset state.
Remark: When the DMA core is reset during the Reset DMA
command, the DREQ, DACK, DIOW and DIOR handshake pins
will temporarily be asserted. This can confuse the external DMA
controller. To prevent this, start the external DMA controller only
after the DMA reset.
12h
MDMA stop
MDMA stop: This command immediately stops the MDMA data
transfer. This is applicable for commands 06h and 07h only.
13h
GDMA stop
GDMA stop: This command stops the GDMA data transfer. Any
data in the OUT endpoint that is not transferred by the DMA will
remain in the buffer. The FIFO data for the IN endpoint will be
written to the endpoint buffer. An interrupt bit will be set to
indicate the completion of the DMA Stop command.
Remark: For the DMA OUT transfer, if the DMA Burst Counter
register is programmed to some value, for example 512 bytes,
and if a GDMA Stop command is issued in the middle of a
transfer, the transfer will continue until the end of the burst size
(512 bytes). Issuing a GDMA Stop command does not allow the
ISP1583 to stop in the middle of the burst. It can only be stopped
in between bursts.
14h to 20h
-
reserved
21h
Read Task File
register 1F1h
Read Task File register 1F1h: When reading is completed, an
interrupt is generated.
22h
Read Task File
register 1F2h
Read Task File register 1F2h: When reading is completed, an
interrupt is generated.
23h
Read Task File
register 1F3h
Read Task File register 1F3h: When reading is completed, an
interrupt is generated.
24h
Read Task File
register 1F4h
Read Task File register 1F4h: When reading is completed, an
interrupt is generated.
25h
Read Task File
register 1F5h
Read Task File register 1F5h: When reading is completed, an
interrupt is generated.
26h
Read Task File
register 1F6h
Read Task File register 1F6h: When reading is completed, an
interrupt is generated.
27h
Read Task File
register 3F6h
Read Task File register 3F6h: When reading is completed, an
interrupt is generated.
28h
Read Task File
register 3F7h
Read Task File register 3F7h: When reading is completed, an
interrupt is generated.
29h to FFh
-
reserved
Table 53.
DMA commands …continued
Code
Name
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1761ET,518 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA128 |
| ISP1761BE,518 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| ISP1761BE,551 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| ISP1761BE,518 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| ITR8307 | SPECIALTY OPTOELECTRONIC DEVICE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1583ET2,518 | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI USB 2.0 DEVICE RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| ISP1583ET2-T | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI USB 2.0 DEVICE RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| ISP1583ET-T | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI HI-SPEED USB2 DEVICE RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| ISP1583ETUM | 功能描述:IC USB CTRL HI-SPEED 64TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP166 | 功能描述:機(jī)架和機(jī)柜配件 PANELS 1600HX600D RoHS:否 制造商:Bivar 產(chǎn)品:Rack Accessories 面板空間: 顏色:Black |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。