2-22
Architecture
Lattice Semiconductor
LA-MachXO Automotive Family Data Sheet
Device Conguration
All LA-MachXO devices contain a test access port that can be used for device conguration and programming.
The non-volatile memory in the LA-MachXO can be congured in two different modes:
In IEEE 1532 mode via the IEEE 1149.1 port. In this mode, the device is off-line and I/Os are controlled by
BSCAN registers.
In background mode via the IEEE 1149.1 port. This allows the device to remain operational in user mode
while reprogramming takes place.
The SRAM conguration memory can be congured in three different ways:
At power-up via the on-chip non-volatile memory.
After a refresh command is issued via the IEEE 1149.1 port.
In IEEE 1532 mode via the IEEE 1149.1 port.
Figure 2-22 provides a pictorial representation of the different programming modes available in the LA-MachXO
devices. On power-up, the SRAM is ready to be congured with IEEE 1149.1 serial TAP port using IEEE 1532 pro-
tocols.
Leave Alone I/O
When using IEEE 1532 mode for non-volatile memory programming, SRAM conguration, or issuing a refresh
command, users may specify I/Os as high, low, tristated or held at current value. This provides excellent exibility
for implementing systems where reconguration or reprogramming occurs on-the-y.
TransFR (Transparent Field Reconguration)
TransFR (TFR) is a unique Lattice technology that allows users to update their logic in the eld without interrupting
system operation using a single ispVM command. See Lattice technical note #TN1087, Minimizing System Inter-
ruption During Conguration Using TransFR Technology, for details.
Security
The LA-MachXO automotive devices contain security bits that, when set, prevent the readback of the SRAM con-
guration and non-volatile memory spaces. Once set, the only way to clear the security bits is to erase the memory
space.
For more information on device conguration, please see details of additional technical documentation at the end
of this data sheet.
AEC-Q100 Tested and Qualied
The Automotive Electronics Council (AEC) consists of two committees: the Quality Systems Committee and the
Component Technical Committee. These committees are composed of representatives from sustaining and other
associate members. The AEC Component Technical Committee is the standardization body for establishing stan-
dards for reliable, high quality electronic components. In particular, the AEC-Q100 specication “Stress Test for
Qualication for Integrated Circuits” denes qualication and re-qualication requirements for electronic compo-
nents. Components meeting these specications are suitable for use in the harsh automotive environment without
additional component-level qualication testing. Lattice's LA-ispMACH 4000V and LA-MachXO devices completed
and passed the requirements of the AEC-Q100 specication.