- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19803 > LAMXO640E-3TN144E (Lattice Semiconductor Corporation)IC FPGA 640LUTS 144TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | LAMXO640E-3TN144E |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁(yè)數(shù)： | 9/77頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA 640LUTS 144TQFP |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | LA-MachXO |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時(shí)間 tpd(1)： | 4.9ns |
| 電壓電源 - 內(nèi)部： | 1.14 V ~ 1.26 V |
| 宏單元數(shù)： | 320 |
| 輸入/輸出數(shù)： | 113 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 144-LQFP |
| 供應(yīng)商設(shè)備封裝： | 144-TQFP（20x20） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)
2-14
Architecture
Lattice Semiconductor
LA-MachXO Automotive Family Data Sheet
PIO Groups
On the LA-MachXO devices, PIO cells are assembled into two different types of PIO groups, those with four PIO
cells and those with six PIO cells. PIO groups with four IOs are placed on the left and right sides of the device while
PIO groups with six IOs are placed on the top and bottom. The individual PIO cells are connected to their respec-
tive sysIO buffers and PADs.
On all LA-MachXO devices, two adjacent PIOs can be joined to provide a complementary Output driver pair. The I/
O pin pairs are labeled as "T" and "C" to distinguish between the true and complement pins.
The LA-MachXO1200 and LA-MachXO2280 devices contain enhanced I/O capability. All PIO pairs on these larger
devices can implement differential receivers. In addition, half of the PIO pairs on the left and right sides of these
devices can be congured as LVDS transmit/receive pairs. PIOs on the top of these larger devices also provide PCI
support.
Figure 2-15. Group of Four Programmable I/O Cells
Figure 2-16. Group of Six Programmable I/O Cells
PIO
The PIO blocks provide the interface between the sysIO buffers and the internal PFU array blocks. These blocks
receive output data from the PFU array and a fast output data signal from adjacent PFUs. The output data and fast
PIO B
PIO C
PIO D
PIO A
PADA "T"
PADB "C"
PADC "T"
PADD "C"
Four PIOs
This structure is used on the
left and right of MachXO devices
PIO B
PIO C
PIO D
PIO A
PADA "T"
PADB "C"
PADC "T"
PADD "C"
Six PIOs
PIO E
PIO F
PADE "T"
PADF "C"
This structure is used on the top
and bottom of MachXO devices
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LAMXO640C-3TN144E | IC FPGA AUTO 640LUTS 144TQFP |
| VE-JWW-CW-B1 | CONVERTER MOD DC/DC 5.5V 100W |
| TAP105M050CRW | CAP TANT 1UF 50V 20% RADIAL |
| HCC49DREI-S93 | CONN EDGECARD 98POS .100 EYELET |
| MAX1806EUA33/V+ | IC REG LDO 3.3V/ADJ .5A 8UMAX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LAMXO640LUTSC-3FTN256E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO640LUTSC-3FTN324E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO640LUTSC-3TN100E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO640LUTSC-3TN144E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO640LUTSE-3FTN256E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。