- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69028 > MC68HC11G7CFN (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11G7CFN |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 162/195頁 |
| 文件大?。?/td> | 1940K |
| 代理商： | MC68HC11G7CFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁當(dāng)前第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁
RESETS, INTERRUPTS AND LOW POWER MODES
5-17
5.3
LOW POWER MODES
The MC68HC11G5 has a WAIT mode to suspend processing and reduce power consumption to an
intermediate level. The MC68HC11G5 also offers a STOP mode which turns off all on-chip
clocks and reduces power consumption to an absolute minimum while retaining the contents of all
512 bytes of RAM.
5.3.1
WAIT
WAIT mode is invoked by executing the WAI opcode. The CPU registers are stacked and
CPU processing is suspended until a qualified interrupt is detected. The interrupt can be an external
IRQ, an XIRQ, or any of the internally generated interrupts such as the timer or serial interrupts.
The on-chip crystal oscillator remains active throughout the WAIT standby period.
The reduction of power in WAIT mode depends on how many internal clock signals driving on-chip
peripheral functions can be shut down. The CPU is always shut down in WAIT mode. The free-
running timer system is shut down in WAIT mode if, and only if, the I bit is set to one and the
COP system is disabled by NOCOP being set to one. Several other systems may also be in a
reduced power consumption state depending upon the state of software controlled configuration
control bits. Power consumption by the A/D is not significantly affected by WAIT mode. However,
the A/D current can be eliminated by writing the ADPU bit to zero. The SPI system is enabled or
disabled by the SPE control bit. The SCI transmitter is enabled or disabled by the TE bit, and the
SCI receiver is enabled or disabled by the RE bit.
The power consumption in WAIT mode is very dependent, therefore, on the particular application.
5.3.2
STOP
STOP mode is invoked by executing the STOP instruction while the S bit in the CCR is equal to zero.
If the S bit is not zero then the STOP opcode is treated as a no-op (NOP). STOP mode offers
minimum power consumption because all clocks including the crystal oscillator are stopped while
in this mode. To exit the STOP mode and resume normal processing, a logic low level must be
applied to one of the external interrupts (IRQ or XIRQ) or to the RESET pin. A pending edge-
triggered IRQ can also bring the CPU out of STOP mode.
Since all clocks are stopped in this mode, all internal peripheral functions also stop. The data in the
internal RAM is retained as long as VDD power is maintained. The CPU state and I/O pin levels are
static and are unchanged by the STOP mode. Therefore, when an interrupt comes to restart the
system, the MC68HC11G5 resumes processing as if there were no interruption. If reset is used to
restart the system a normal reset sequence results where all I/O pins and functions are also restored
to their initial states.
In order for the IRQ pin to be used as a means of recovering from the STOP mode, the I bit in the
CCR must be clear (IRQ not masked). The XIRQ input may be used to wake up the MCU from STOP
regardless of the state of the X bit in the CCR, although the recovery sequence depends on the state
of the X bit. If X is set to zero (XIRQ not masked), the MCU will start up beginning with the stacking
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC711L6CFN1 | OTPROM, MICROCONTROLLER, PQCC68 |
| MC68HC805C4CP | 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC805C4CFN | 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC805K3DW | 8-BIT, EEPROM, 2 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC812A4PV8 | 16-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQFP112 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11K0 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC11K0CFN2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11K0CFN3 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11K0CFN4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC11K0CFNE3 | 功能描述:8位微控制器 -MCU 8B MCU 768 RAM - EPP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。