- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69028 > MC68HC11G7CFN (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 PDF資料下載
參數(shù)資料
| 型號： | MC68HC11G7CFN |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 167/195頁 |
| 文件大?。?/td> | 1940K |
| 代理商： | MC68HC11G7CFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁當前第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁
PROGRAMMABLE TIMER
6-3
Unlike the other output compare functions, OC1 can automatically affect any or all of the Port A
output pins associated with OC2 – OC5 (with OC5/IC4 configured for output compare), as a result
of a successful compare between the OC1 register and the 16-bit free running counter. Two 5-bit
registers are used in conjunction with this function, the output compare 1 mask register (OC1M) and
the output compare 1 data register (OC1D). The OC1M register specifies bit-for-bit which Port A
lines (bits 3 – 7) are to be affected and the OC1D register specifies what data is to be placed on the
affected lines. By configuring the system so that both OC1 and another output compare function both
control the same output line, output pulses can be generated with durations as short as one free
running counter count.
Since the four other output compare functions (OC2 – OC5) optionally affect four bits of Port A and
the pulse accumulator optionally uses bit 7 of Port A, there is an overlap of these functions with the
OC1 output compare function. Pins are made available to the OC1 function when other timer
functions are not used or are used in a manner that does not require use of the I/O pin.
A write-only register (CFORC) is provided to allow the equivalent of a forced output compare
function. Writing a one to any bit in this register immediately has the same effect as a successful
comparison on the corresponding output compare function.
In some cases the values in the output compare register and the output action control bits must be
changed after each successful comparison to control an output waveform or to establish a new
elapsed timeout.
Due to the prescaler, the counter may not change value on each cycle of the E-clock and the
comparison may be true for several consecutive E-clock cycles. In order to avoid multiple output
actions, the output action is permitted to occur only during the E-clock low time immediately following
the cycle during which the match first became true.
An interrupt can also accompany a successful output compare provided that the corresponding
interrupt enable bit (OCxI) in the TMSK1 register is set. In this event, the corresponding interrupt
flag bit (OCxI) in the TFLG1 register will be set.
After writing to the TOCx register’s most significant byte, the output compare function is inhibited
for one E-clock cycle, to allow writing two consecutive bytes before making the next comparison.
If both bytes of the register are to be changed, a double byte write instruction should be used in order
to take advantage of the compare inhibit feature.
MPU writes can be made to either byte of the output compare register without affecting the other
byte. When a compare occurs, the output action is taken regardless of whether or not the output
compare flag (OCxF) was previously set.
6.1.5
Programmable Input Capture/Output Compares
There are three programmable input capture/output compares. Each channel has a 16-bit register
(TO5I4, TO6I5, TO7I6) associated with it which acts as either an output compare register or an
input capture register depending on which is specified. OC5/IC4 and OC6/IC5 are associated
with counter 1 and OC7/IC6 is associated with counter 2. The selection of output compare or
input capture for these functions is controlled by the I4/O5 bit in the PACTL register and the I5/O6
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC711L6CFN1 | OTPROM, MICROCONTROLLER, PQCC68 |
| MC68HC805C4CP | 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC805C4CFN | 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC805K3DW | 8-BIT, EEPROM, 2 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC812A4PV8 | 16-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQFP112 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11K0 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC11K0CFN2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11K0CFN3 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11K0CFN4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC11K0CFNE3 | 功能描述:8位微控制器 -MCU 8B MCU 768 RAM - EPP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。