- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69028 > MC68HC11G7CFN (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11G7CFN |
| 廠(chǎng)商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁(yè)數(shù)： | 168/195頁(yè) |
| 文件大小： | 1940K |
| 代理商： | MC68HC11G7CFN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)當(dāng)前第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)
PROGRAMMABLE TIMER
6-4
and I6/O7 bits in the TCTL4 register. Output compare actions are controlled by bits in TCTL1, TCTL3
and CFORC. Input capture control is via registers TCTL2 and TCTL3. Registers TMSK1 and TMSK2
provide interrupt enable bits for input capture and output compare functions. TFLG1 and TFLG2
provide corresponding interrupt flag bits.
6.2
REAL TIME INTERRUPT
The real time interrupt feature on the MC68HC11G5 is configured and controlled using three bits
(RTR2, RTR1 and RTR0) in the PACTL register to select one of eight interrupt rates. The RTII bit
in the TMSK2 register enables the interrupt capability. Every timeout causes the RTIF bit in TFLG2
to be set, and if RTII is set, an interrupt request is generated. After reset, one entire real time interrupt
period elapses before the RTIF flag is set for the first time.
6.3
PULSE ACCUMULATOR
The pulse accumulator is an 8-bit read/write counter (PACNT) which can operate in either of two
modes (external event counting or gated time accumulation) depending on the state of the PAMOD
control bit in the PACTL register. In the event counting mode, the 8-bit counter is clocked to
increasing values by an external pin input. The maximum clocking rate for the external event
counting mode is E divided by 2. In the gated time accumulation mode a free-running E/64 clock
drives the 8-bit counter, but only while the external PAI input pin is in a selected state.
Although Port A bit 7 would normally be configured as an input when being used for the pulse
accumulator, it still drives the pulse accumulator system even when it is configured for use in its other
functions. DDRA bit 7 controls the data direction of Port A bit 7. When DDRA bit 7 is zero, Port A
bit 7 is an input only pin, unless OC1 is configured to control the pin. When DDRA bit 7 is a one, Port
A bit 7 is an output but is still connected to the pulse accumulator input.
PAEN in the PACTL register enables/disables the pulse accumulator.
PEDGE in the PACTL register selects the active edge of the input signal on the PAI pin.
The PAOVF status bit in the TFLG2 register is set when the counter overflows from $FF to $00.
The PAOVI mask bit in the TMSK2 register controls whether or not a hardware interrupt will be
generated when the PAOVF flag bit is set.
The PAIF flag bit in the TFLG2 register is set when an active edge is detected on the PAI input pin.
The PAII mask bit in the TMSK2 register controls whether or not a hardware interrupt will be
generated when the PAIF status bit is set.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC711L6CFN1 | OTPROM, MICROCONTROLLER, PQCC68 |
| MC68HC805C4CP | 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC805C4CFN | 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC805K3DW | 8-BIT, EEPROM, 2 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC812A4PV8 | 16-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQFP112 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11K0 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC11K0CFN2 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11K0CFN3 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11K0CFN4 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC11K0CFNE3 | 功能描述:8位微控制器 -MCU 8B MCU 768 RAM - EPP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
