- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69028 > MC68HC11G7CFN (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 PDF資料下載
參數(shù)資料
| 型號： | MC68HC11G7CFN |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 61/195頁 |
| 文件大?。?/td> | 1940K |
| 代理商： | MC68HC11G7CFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當(dāng)前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁
CPU, ADDRESSING MODES AND INSTRUCTION SET
12-3
Negative (N) — The negative bit is set if the result of the last arithmetic, logic or data manipulation
operation was negative; otherwise, the N bit is cleared. A result is said to be negative if its most
significant bit is set to one.
I Interrupt Mask (I) — The I interrupt mask bit is set, either by hardware or software, to disable (mask)
all maskable interrupt sources (both external and internal).
Half Carry (H) — The half carry bit is set when a carry occurs between bits 3 and 4 of the ALU during
an ADD, ABA or ADC instruction; otherwise, the H bit is cleared.
X Interrupt Mask (X) — The X interrupt mask bit is set only by hardware (RESET or XIRQ
acknowledge) and is cleared only by a software instruction (TAP or RTI).
Stop Disable (S) — The stop disable bit is set to disable the STOP instruction, and cleared to enable
the STOP instruction. The S bit is program controlled. The STOP instruction is treated as no
operation (NOP) if the S bit is set.
12.2
ADDRESSING MODES
In the M68HC11 CPU, six addressing modes can be used to reference memory; immediate, direct,
extended, indexed (with either of two 16-bit index registers and an 8-bit offset), inherent, and
relative. Some instructions require an additional byte before the opcode to accommodate a multi-
page opcode map; this byte is called a pre-byte.
The following paragraphs provide a description of each addressing mode. In these descriptions the
term “effective address” is used to indicate the memory address from which the argument is fetched
or stored, or from which execution is to proceed.
12.2.1
Immediate Addressing (IMM)
In the immediate addressing mode, the actual argument is contained in the byte(s) immediately
following the instruction, where the number of bytes matches the size of the register. These are two,
three, or four (if pre-byte is required) byte instructions.
12.2.2
Direct Addressing (DIR)
In the direct addressing mode (sometimes called page zero addressing), the least significant byte
of the operand address is contained in a single byte following the opcode. The high order byte of
the effective address is assumed to be $00 and is not included as an instruction byte. Direct
addressing allows the user to access $0000 through $00FF using 2-byte instructions and execution
time is reduced by eliminating the additional memory access. In most applications, this 256-byte
area is reserved for frequently referenced data. In the MC68HC11G5, software can configure
the memory map so that internal RAM, and/or internal registers or external memory can occupy
these addresses.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC711L6CFN1 | OTPROM, MICROCONTROLLER, PQCC68 |
| MC68HC805C4CP | 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC805C4CFN | 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC805K3DW | 8-BIT, EEPROM, 2 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC812A4PV8 | 16-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQFP112 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11K0 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC11K0CFN2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11K0CFN3 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11K0CFN4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC11K0CFNE3 | 功能描述:8位微控制器 -MCU 8B MCU 768 RAM - EPP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。
