- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359154 > MCIMX31 (飛思卡爾半導(dǎo)體(中國)有限公司) Multimedia Applications Processors PDF資料下載
參數(shù)資料
| 型號： | MCIMX31 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | Multimedia Applications Processors |
| 中文描述： | 多媒體應(yīng)用處理器 |
| 文件頁數(shù)： | 19/170頁 |
| 文件大?。?/td> | 1562K |
| 代理商： | MCIMX31 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁
Functional Description and Application Information
i.MX31/i.MX31L Advance Information, Rev. 1.4
Freescale Semiconductor
19
Preliminary
The SDMA memory is constituted of a ROM and a RAM. The ROM contains startup scripts (for example,
boot code) and other common utilities which are referenced by the scripts that reside in the RAM. The
internal RAM is divided into a context area and a script area.
Every transfer channel requires one context area to keep the contents of all the CORE and units registers
while it is inactive. Channel scripts are downloaded into the internal RAM by the SDMA using a dedicated
channel that is started during the boot sequence. Downloads are invoked using command and pointers
provided by the MCU or DSP. Every channel contains a corresponding channel script that is located in
RAM and/or ROM; and it can be reconfigured independently on an “as needed” basis. This permits a wide
range of SDMA functionality while using the lowest internal memory footprint possible. Channel scripts
can be stored in an external, large capacity, FLASH memory and downloaded when needed. The SDMA
can be configured with any mixture of scripts to enable an endless combination of supported services.
The scheduler is responsible for monitoring and detecting DMA requests, mapping them to channels and
mapping individual channels to a pre-configured priority. At any point in time, the scheduler will present
the highest priority channel requiring service to the SDMA core. A special SDMA core instruction is used
to “conditionally yield” the current channel being executed to an eligible channel that requires service. If,
and only if, an eligible channel is pending will the current execution of a channel be pre-empted. There are
two “yield” instructions that differently determine the eligible channels: in the first version, eligible
channels are pending channels with a strictly higher priority than the current channel priority; in the second
version (“yieldage”), eligible channels are pending channels with a priority that is greater or equal to the
current channel priority. The scheduler detects devices needing service through its 32 DMA request inputs.
After a request is detected, the scheduler determines the channel(s) that is (are) triggered by this request
and marks it (them) as pending in the “Channel Pending (EP)” register. The priorities of all the pending
channels are combined and continuously evaluated in order to update the highest pending priority. The
channel pending flag is cleared by the channel script when the transfer has completed.
The MCU Control module contains the control registers which are used to configure the 32 individual
channels. There are 32 Channel Enable Registers: every register is used to map one DMA request to any
desired combination of channels. The 32 Priority Registers are used to assign a programmable 1-of-7 level
priority to every possible channel. This module also contains all other control registers that can be accessed
by the MCU.
The DSP Control module, when available, contains a restricted set of registers that enable the DSP to
control the channels that have been allocated by the MCU approximately the same set of registers as the
MCU Control module. The SDMA is either owned by the MCU or the DSP, never by both at the same time
for security reasons. The master (MCU or DSP) that owns the SDMA is able to allocate channels to the
other master; the latter that is not controlling the SDMA has a limited access to its control registers.
The 32 DMA requests that are connected to the scheduler come from a variety of sources. The “receive
register full” and “transmit register empty” signals that are found in UART and USB ports are typical
examples of DMA requests that can be connected to the SDMA. These requests can be used to trigger a
specific SDMA channel, or several channels. This feature can be used to realize a “just-in-time” data
exchange between the two processors to relax the requirement to meet critical deadlines.
The embedded nature of the SDMA requires on-chip debug capability to assure product quality and
reliability and to realize the full performance capabilities of the core. The OnCE compatible debug port
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCL245 | SILICON EPITAXIAL PLANAR DIODE |
| MCL908QT1 | M68HC08 Microcontrollers |
| MCM63R836 | MCM63R836 |
| MCN51-30S3-PFA | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| MCN51-30S3-DS | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCIMX31_07 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processors |
| MCIMX31_08 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processors |
| MCIMX31_09 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processors |
| MCIMX31ADSE | 功能描述:KIT DEV ADS I.MX31 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 過時(shí)/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| MCIMX31ADSE/C | 功能描述:開發(fā)板和工具包 - ARM I.MX31 APP DEV SYS RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。