- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359155 > MCZ33742EG (飛思卡爾半導(dǎo)體(中國(guó))有限公司) System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MCZ33742EG |
| 廠(chǎng)商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 元件分類(lèi)： | CAN |
| 英文描述： | System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver |
| 中文描述： | 系統(tǒng)基礎(chǔ)芯片的增強(qiáng)型（SBC）的高速CAN收發(fā)器 |
| 文件頁(yè)數(shù)： | 36/65頁(yè) |
| 文件大小： | 1158K |
| 代理商： | MCZ33742EG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
Analog Integrated Circuit Device Data
Freescale Semiconductor
36
33742
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
Figure 21. CAN Signals in TXRX and Sleep Modes
CAN IN SLEEP MODE WITH WAKE-UP ENABLE
When the CAN interface is in Sleep mode with wake-up
enable, the CAN bus traffic is detected. The CAN bus wake-
up is a pattern wake-up.
PATTERN WAKE-UP
In order to wake up the CAN interface, the following criteria
must be fulfilled:
The CAN interface wake-up receiver must receive a series
of three consecutive valid dominant pulses, each of which
must be longer than 500 ns and shorter than 500
μ
s.
The distance between 2 pulses must be lower than 500
μ
s.
The three pulses must occur within a time frame of 1.0 ms.
The pattern wake-up of the 33742 CAN interface allow
wake-up by any CAN message content.
Figure 22
below illustrates the CAN signals during a CAN
bus Sleep state and wake-up sequence.
Figure 22. CAN Bus Signal During Can Sleep State and Wake-Up Sequence
CANL
CANH
TXD
RXD
Ground
2.5 V
CANL Dominant
CANH Dominant
CANL/CANH Recessive
CAN in TXRX Mode
CAN in Sleep Mode
(Wake-Up Enable or Disable)
CAN in TXRX Mode
(Controlled by SPI Command)
CANL
CANH
TXD
RXD
Ground
2.5 V
CANL Dominant
CANH Dominant
CANL/CANH Recessive
CAN in TXRX Mode
CAN in Sleep Mode (Wake-Up Enable)
Incoming CAN Message
CANL Dominant
CANH Dominant
CANL Dominant
CANH Dominant
CANL Dominant
CANH Dominant
WU Receiver
Internal Wake-Up Signal
Min 500 ns
Max 500
μ
s
CAN Bus Sleep State
Pulse # 1
Pulse # 2
Pulse # 3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCZ33790EG | Two-Channel Distributed System Interface (DSI) Physical Interface Device |
| MCZ33793AEF | Distributed System Interface (DSI) Sensor Interface |
| MCZ33797EK | Four Channel Squib Driver IC |
| MCZ33800EK | Engine Control Integrated Circuit |
| MCZ33879AEK | Configurable Octal Serial Switch with Open Load Detect Current Disable |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33742EGR2 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SBC-E-HS-CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33742SEG | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SBC-E-HS-CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33742SEGR2 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SBC-E-HS-CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33780EG | 功能描述:多路器開(kāi)關(guān) IC DBUS MASTER RoHS:否 制造商:Texas Instruments 通道數(shù)量:1 開(kāi)關(guān)數(shù)量:4 開(kāi)啟電阻（最大值）:7 Ohms 開(kāi)啟時(shí)間（最大值）: 關(guān)閉時(shí)間（最大值）: 傳播延遲時(shí)間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UQFN-16 |
| MCZ33780EG | 制造商:Freescale Semiconductor 功能描述:DUAL DBUS MASTER INTERFACE 16SOIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。