參數(shù)資料
型號(hào): MJ80C31U-36:D
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: MICROCONTROLLER
文件頁(yè)數(shù): 37/101頁(yè)
文件大小: 3398K
63
8168C-MCU Wireless-02/10
AT86RF212
If AACK_FLTR_RES_FT = 0, the received reserved frame is only checked for a valid
FCS.
Bit 4 – AACK_UPLD_RES_FT
If AACK_UPLD_RES_FT = 1, received frames marked as reserved frames are further
processed. For these frames, interrupt IRQ_3 (TRX_END) is generated if the FCS is
valid.
In conjunction with the configuration bit AACK_FLTR_RES_FT = 1, these frames are
handled like IEEE 802.15.4 compliant data frames during RX_AACK transaction.
Otherwise, if AACK_UPLD_RES_FT = 0, frames with a reserved frame type are
blocked.
Bit 3 – Reserved
Bit 2 – AACK_ACK_TIME
According to IEEE 802.15.4-2006, section 7.5.6.4.2, the transmission of an
acknowledgment frame shall commence 12 symbol periods (aTurnaroundTime) after
the reception of the last symbol of a data or MAC command frame. This is achieved
with the reset value of the register bit AACK_ACK_TIME.
Alternatively, if AACK_ACK_TIME = 1, the acknowledgment response time is reduced
according to Table 5-24.
Table 5-24. Short ACK Response Time (AACK_ACK_TIME = 1)
PHY Mode
ACK response time [symbol periods]
BPSK-20, OQPSK-{100,200,400}
2
BPSK-40, OQPSK-{250,500,1000}
3
The reduced ACK response time is particularly useful for the High Data Rate Modes,
refer to section 7.1.4.
Bit 1 – AACK_PROM_MODE
Register bit AACK_PROM_MODE enables the promiscuous mode within the RX_AACK
mode; refer to IEEE 802.15.4-2006, section 7.5.6.5.
If this bit is set, incoming frames with a valid PHR generate interrupt IRQ_3
(TRX_END), even if the third level filter rules do not match or the FCS is not valid.
However, register bit RX_CRC_VALID (register 0x06) is set accordingly.
If a frame passes the third level filter rules, an acknowledgement frame is generated
and transmitted unless disabled by register bit AACK_DIS_ACK (register 0x2E,
CSMA_SEED_1).
Bit 0 – Reserved
Register 0x2C (XAH_CTRL_0):
Register 0x2C (XAH_CTRL_0) is a control register for Extended Operating Mode.
Table 5-25. Register 0x2C (XAH_CTRL_0)
Bit
7
6
5
4
Name
MAX_FRAME_RETRIES[3:0]
Read/Write
R/W
Reset Value
0
1
相關(guān)PDF資料
PDF描述
R80C52XXX-12SHXXX 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44
MQ80C32-12SBR 8-BIT, 12 MHz, MICROCONTROLLER, CQFP44
IF180C52XXX-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44
IV80C32XXX-36 8-BIT, 36 MHz, MICROCONTROLLER, PQFP44
IF180C52CXXX-20R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MJ-80C32E-30 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad. Tolerant 8-bit ROMless Microcontroller
MJ-80C32E-30-E 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad. Tolerant 8-bit ROMless Microcontroller
MJ8100 制造商:ASI 功能描述:8100 N11E4C
MJ8100R 制造商:SEME-LAB 制造商全稱:Seme LAB 功能描述:Bipolar PNP Device in a Hermetically sealed TO39
MJ-82-1 制造商:SPC Multicomp 功能描述:SOCKET PCB DC POWER 制造商:SPC Multicomp 功能描述:SOCKET, PCB, DC POWER 制造商:SPC Multicomp 功能描述:SOCKET, PCB, DC POWER; Gender:Receptacle; Connector Mounting:PCB; Contact Termination:Through Hole Vertical; Connector Mounting Orientation:PCB; Connector Type:Standard Power Entry ;RoHS Compliant: Yes