參數(shù)資料
型號: MK68901
廠商: 意法半導體
英文描述: Multifunction Peripheral(多功能外圍電路)
中文描述: 多功能外圍(多功能外圍電路)
文件頁數(shù): 19/33頁
文件大?。?/td> 313K
代理商: MK68901
Unused bits in the sync character register are ze-
roed out ; therefore, word length should be set up
prior to writing the sync word in some cases. Sync
word length is the word length plus one when parity
is enabled. The user has to determine the parity of
the syncwordwhenthe wordlengthisnot 8bits.The
MK68901 MFP does notadd a parity bit to the sync
word if the word length is less than 8 bits. The extra
bit in the sync word is transmitted as the parity bit.
With a word length of eight, and parity selected, the
parity bitfor thesync wordiscomputed an added on
by theMK68901 MFP.
RR RECEIVER READY
RR is asserted when the Buffer Full bit is set in the
RSR unless a parity error or frame error is detected
by thereceiver.
TR TRANSMITTER READY
TR isasserted when the Buffer Emptybit isset in the
TSR unless a break is currently being transmitted.
REGISTER ACCESSES
All register accesses are dependent on CLK as
shownin thetimingdiagrams. To read a register, CS
andDSmustbeasserted,andR/Wmustbyhigh.The
internal read control signal is essentially the combi-
nation of CS, DS, and RD/WR. Thus, theread ope-
ration will begin when CS and DS go activeand will
endwheneitherCSorDSgoesinactive.Theaddress
busmust be stable priorto the start of the operation
andmustremain stableuntil theend oftheoperation.
Unlessa read operation orinterrupt acknowledge cy-
cleis in progress the data bus(D
0
-D
7
) will remain in
the tri-state condition.
To write aregister, CSand DSmust beassertedand
R/W must be low. The address mustbe stable prior
to the start of the operation and must remain stable
untilthe end of theoperation. Afterthe MK68901 as-
sertsDTACK,theCPUnegates DS,.Atthistime,the
MFPlatchesthedata bus and writesthecontents in-
to the appropriate register. Also when DS is nega-
ted, the MFP rescinds DTACK.
For an interrupt acknowledge, the operation starts
when IACK goes low, and ends when IACK goes
high. The data busis tri-stated when either IACK or
DS goes high.
When CS or IACK are asserted the MFP starts an
internal cycle. DS is needed to enable the address
and data buffers. It is recommended taht CS and
IACK be gated by DS so that DS is always present
whenever an MFP bus cycle starts.
MK68901
19/33
相關PDF資料
PDF描述
MK70110 Bluetooth? Module
MK70120 Bluetooth? Module
ML2003IQ Logarithmic Gain/Attenuator
ML2003CP Logarithmic Gain/Attenuator
ML2003CQ Logarithmic Gain/Attenuator
相關代理商/技術參數(shù)
參數(shù)描述
MK68901N-05 制造商:STMicroelectronics 功能描述:PERIPHERAL (MULTIFUNCTION) CONTROLLER, 48 Pin, DIP
MK6-8-B 制造商:MEDER Electronic 功能描述:REED SENSOR 制造商:MEDER Electronic 功能描述:REED SENSOR; Sensing Range Max:15mm; Supply Current:500mA; Operating Temperature Min:-20C; Operating Temperature Max:85C; SVHC:No SVHC (19-Dec-2012); Breakdown Voltage Vbr:230VDC; Contact Configuration:1 Form A; Contact Current AC ;RoHS Compliant: Yes
MK-6-8-BV50590 制造商:MEDER Electronic 功能描述:
MK6-8-H 制造商:MEDER Electronic 功能描述:REED SENSOR 制造商:MEDER Electronic 功能描述:REED SENSOR; Sensing Range Max:20mm; Supply Current:500mA; Operating Temperature Min:-20C; Operating Temperature Max:85C; SVHC:No SVHC (19-Dec-2012); Breakdown Voltage Vbr:230VDC; Contact Configuration:1 Form A; Contact Current AC ;RoHS Compliant: Yes
MK6-8-K 制造商:MEDER Electronic 功能描述: