![](http://datasheet.mmic.net.cn/370000/MT90812_datasheet_16723860/MT90812_16.png)
MT90812
Advance Information
12
5.0
Address Memory Map
The MT90812 memory is accessed via the microport. The microport can operate in multiplexed or non-
multiplexed mode as described in “Microprocessor Port” on page 49 The access to the MT90812 memory for
multiplexed and non-multiplexed mode is described below.
5.1
Memory Page Select
The MT90812 memory is divided into 7 pages, as listed in Table 1.
In multiplexed mode, the Memory Select bits in the Address Memory Select register (AMS) determine the page
that is addressed. In non-multiplexed mode, the external address bits A9,A8,A7, determine the page that is
addressed, eliminating the need to access the AMS register for memory page select.
The control registers, described in “Detailed Register Descriptions” on page 52, consist of one page of 128
locations. In multiplexed mode the control registers are accessed independent of the setting of the memory
select bits in the AMS register, by setting the external address bit A7 to low. In non-multiplexed model the
control registers are accessed by setting address bits A9, A8, and A7 to High.
The control register at
location 61
H
( 3E1
H
in motorola non-muxed, 061
H
in in multiplexed mode) must be initialized to 080
H
.
The addressing of the other blocks and memory pages are described below. Each Data and Connect Memory
page consists of 128 locations, as shown in Table 2.
5.1.1
An MT90812 memory address, in multiplexed microport mode, consists of two portions. The higher order
bits(3) originate from the Control Address Memory Select (AMS) register, which may be written to or read from
via the Control Interface. The Control Interface receives address information at A7 to A0, data information at
D7 to D0 and handles the microprocessor control signals CS, DTA, R/W and DS. The lower order bits(8)
originate from the address lines directly. The address lines A6-A0, on the Control Interface, give access to the
MT90812 registers directly if A7 is zero, or depending on the contents of AMS register, to the High or Low
sections of the Connection Memory, or to the Data Memory.
Addressing Memory Pages in Multiplexed Microport Mode
5.1.2
A MT90812 memory address, in
non-multiplexed
microport mode, consists of A9 to A0. The higher order
bits(3) originating from the external address bits A9,A8,A7, control which page is accessed. The Control
Interface receives address information at A9 to A0, data information at D7 to D0 and handles the
microprocessor control signals CS, DTA, R/W and DS. The lower order bits(7) originating from the external
Addressing Memory Pages in Non-Multiplexed Microport Mode.
Non-Multiplexed Mode
Multiplexed Mode
Memory Pages
External Address
A9,A8,A7
Memory Select Bits
External Address A7
111
XXX
0
Control Registers (Section 22.0)
000
000
1
Local Data Memory
001
001
1
Expansion Data Memory
010
010
1
Local Connect Memory Low
011
011
1
Expansion Connect Memory Low
100
100
1
Local Connect Memory High
101
101
1
Expansion Connect Memory High
Table 1 - MT90812 Memory Page Select