- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT90812 (Mitel Networks Corporation) Integrated Digital Switch (IDX)(集成數(shù)字開關(guān)) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90812 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Integrated Digital Switch (IDX)(集成數(shù)字開關(guān)) |
| 中文描述： | 綜合數(shù)字交換機(jī)（IDX的）（集成數(shù)字開關(guān)） |
| 文件頁數(shù)： | 73/105頁 |
| 文件大小： | 334K |
| 代理商： | MT90812 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
Advance Information
MT90812
69
A system write to the TX FIFO buffer is performed by addressing location 44
HEX
of the Control Register page.
Up to 32 bytes can be written to the FIFO. The length of the message is determined by the number of bytes
written to the FIFO. If N-bytes are written to this location and the ST bit in the D-Channel Receive Interrupt
Threshold (DRXIT)is set, the message transmitted will be N-bytes long. Refer to “Transmitter Operation” on
page 33.
22.26
D-Channel TX Control (DTXC)
The register is configured as follows:
The Transmitter Bit Order (TXBO) bit resides in the DRXC register described in Section 22.21.
Read/Write Address is: 45
H
Reset Value is: 00
H
Bit
Name
Description
7
IS
TX FIFO Interrupt Select
. When DTXE=1 and IS=0 then when the TX FIFO is empty
or 3/4 empty (as selected by IL bit) an interrupt is generated.When DTXE=1 and IS=1
then an interrupt is generated when the transmission has ended.
6
IL
I
nterrupt Level
. 0 = interrupt generated when the TX FIFO is empty.
1= interrupt generated when the TX FIFO is 3/4 empty, when there are 8 bytes
remaining.
5-4
W1-W0
TX Data Rate
00 = 1 bit per frame
01 = 2 bits per frame
10= 8 bits per frame
3
M
1 = Message Length Interrupt Mode
, i.e. Message oriented, or Message oriented
with parity.
0 = FIFO Level Interrupt Mode
, i.e. Unframed, Byte oriented, or Byte oriented with
parity.
2
PE
Parity Enable
. If 0 disable Parity bit. if PE =1 then enable Parity Bit. In FLI mode parity
can be enabled only if the start and stop bits are used, i.e. S=1.
1
SE
Start and Stop bit Enable
. In FLI mode, if 0 transmit message without including start,
parity and stop bits.
If 1 transmit message with start and stop bits; also transmit parity according to PE bit.
In MLI mode start and stop bits are always used.
0
ST
Start Transmitter
. ST=1 starts transmission of the message following a write to the
TX FIFO. ST=0 clears the FIFO and resets its pointers.
7
6
5
4
3
2
1
0
M
PE
ST
W1
W0
IS
IL
SE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90840AK | Distributed Hyperchannel Switch |
| MT90840AP | Distributed Hyperchannel Switch |
| MT9085B | PAC - Parallel Access Circuit(并行存取電路) |
| MT9092 | Digital Telephone with HDLC(數(shù)字電話（帶高階數(shù)據(jù)鏈路控制HDLC）) |
| MT9092 | ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone with HDLC (HPhone-II) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90812AL | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays |
| MT90812AL1 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Microsemi Corporation 功能描述:PB FREE INTEGRATED DIGITAL SWITCH |
| MT90812AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Integrated Digital Switch (IDX) |
| MT90812AP1 | 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 68PLCC /BAKE/DRYPACK - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:INTEGRATED DIGITAL SWCH |
| MT90812APR | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192/64 X 64 1.048GBPS 5V 68PLCC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。