參數(shù)資料
型號: MT90812
廠商: Mitel Networks Corporation
英文描述: Integrated Digital Switch (IDX)(集成數(shù)字開關)
中文描述: 綜合數(shù)字交換機(IDX的)(集成數(shù)字開關)
文件頁數(shù): 19/105頁
文件大?。?/td> 334K
代理商: MT90812
Advance Information
MT90812
15
Channels can be transferred from Data Memory in either Minimum or Constant Delay to the Energy Detect and
DBRT blocks as specified in CMH. CMH Message Mode and Output Enable bits are ignored for locations 70-72
of CM.
In addition, CMH is used to specify the gain for the outgoing streams and the gain for the tones.
5.4
Use of Data Memory Reserved for Expansion Bus Streams
The use of the four blocks reserved for the expansion bus is dependent on the expansion bus mode set for the
device. The two expansion bus modes, TDM Link and IDX Link, are described on page 8. In TDM Link mode,
the four blocks are used according to the data rate set for the expansion bus. At 2.048 Mb/s the first 32 bytes,
00-1F, are used to store the incoming data. At 4.096 Mb/s the first 64 bytes, 00-3F are used. At 8.192 Mb/s all
128 locations, 00-7F, are used.
In IDX Link mode, 128 channels are read, 32 from EST1 and 96 from EST0. The positions that the MT90812
will read and write to the expansion bus are controlled by the EP1 and EP0 bits in Control Register B.
For example, a group of four MT90812 devices are labelled A, B, C, and D. The 128 channels on the expansion
bus streams are identified as A1, B1, C1, D1, A2, B2, C2, D2,...., A128, B128, C128, D128. The MT90812 with
EP1,EP0 set to 0,0 will read and write to EST0 and EST1 as listed in Table 5.
Table 5 - Expansion Bus Read/Write timeslots for IDX A
The MT90812 with EP1,EP0 set to 0,0 will output on EST0 during channel Ai and will read the next three
channels Bi, Ci and Di. Channels Bi, Ci and Di go into Data Memory at Expansion Block 2, 3 and 4 respectively,
as shown in Table 2. Expansion block 1 will contain incoming channels on EST1 sent to IDX A in timeslots
labelled EA1,...,EA32 as shown in Figure 7 on page 9.
The MT90812 with EP1,EP0 set to 0,1 will output on EST0 and read EST1 during channel Bi and will read
EST0 and output on EST1 for channels Ai, Ci and Di.
The memory map for the expansion bus timeslots are shown in the Figures 8 - 12 for each of the four settings
of EP1 and EP0.
Expansion Bus Channel (i=1,32)
Ai
Bi
Ci
Di
EST0
Write
Read
Read
Read
EST1
Read
Write
Write
Write
相關PDF資料
PDF描述
MT90840AK Distributed Hyperchannel Switch
MT90840AP Distributed Hyperchannel Switch
MT9085B PAC - Parallel Access Circuit(并行存取電路)
MT9092 Digital Telephone with HDLC(數(shù)字電話(帶高階數(shù)據(jù)鏈路控制HDLC))
MT9092 ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone with HDLC (HPhone-II)
相關代理商/技術參數(shù)
參數(shù)描述
MT90812AL 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays
MT90812AL1 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Microsemi Corporation 功能描述:PB FREE INTEGRATED DIGITAL SWITCH
MT90812AP 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Integrated Digital Switch (IDX)
MT90812AP1 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 68PLCC /BAKE/DRYPACK - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:INTEGRATED DIGITAL SWCH
MT90812APR 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192/64 X 64 1.048GBPS 5V 68PLCC - Tape and Reel