參數(shù)資料
型號(hào)： P60ARM-GP1N
廠商： Zarlink Semiconductor Inc.
英文描述： Low power, general purpose 32-bit RISC microprocessor
中文描述： 低功耗，通用32位RISC微處理器
文件頁數(shù)： 43/120頁
文件大?。?/td> 1275K
代理商： P60ARM-GP1N
Instruction Set - LDR, STR
39
4.7.6 Data Aborts
A transfer to or from a legal address may cause problems for a memory management system. For instance,
in a system which uses virtual memory the required data may be absent from main memory. The memory
manager can signal a problem by taking the processor
ABORT input HIGH whereupon the Data Abort trap
will be taken. It is up to the system software to resolve the cause of the problem, then the instruction can be
restarted and the original program continued.
ARM60 supports two types of Data Abort processing depending on the
LATEABT
control signal. When set
for Early
Aborts, any base register write-back which would have occurred is prevented in the event of an
abort. When configured for Late
Aborts, this write-back is allowed to take place and the
Abort handler must
correct this before allowing the instruction to be re-executed.
4.7.7 Instruction Cycle Times
Normal LDR instructions take 1S + 1N + 1I and LDR PC take 2S + 2N +1I incremental cycles, where S,N
and I are as defined in section 5.1 Cycle types on page 65.
STR instructions take 2N incremental cycles to execute.
4.7.8 Assembler syntax
<LDR|STR>{cond}{B}{T} Rd,<Address>
LDR - load from memory into a register
STR - store from a register into memory
{cond} - two-character condition mnemonic, see
Figure 6: Condition Codes
{B} - if B is present then byte transfer, otherwise word transfer
{T} - if T is present the W bit will be set in a post-indexed instruction, forcing non-privileged mode for the
transfer cycle. T is not allowed when a pre-indexed addressing mode is specified or implied.
Rd is an expression evaluating to a valid register number.
<Address> can be:
(i)
An expression which generates an address:
<expression>
The assembler will attempt to generate an instruction using the PC as a base and a corrected
immediate offset to address the location given by evaluating the expression. This will be a PC
relative, pre-indexed address. If the address is out of range, an error will be generated.
(ii)
A pre-indexed addressing specification:
[Rn]
offset of zero
[Rn,<#expression>]{!}
offset of <expression> bytes
相關(guān)PDF資料
PDF描述
P60ARM-IG Low power, general purpose 32-bit RISC microprocessor
P60ARM-B Low power, general purpose 32-bit RISC microprocessor
P60A 60W DC-DC Converter P60A-Series
P60A12D05P 60W DC-DC Converter P60A-Series
P60A12D12P 60W DC-DC Converter P60A-Series
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P60ARM-IG 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor
P-60AS/A18 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 類別:電池產(chǎn)品 >> 電池，充電式（蓄電池） 系列:- MSDS 材料安全數(shù)據(jù)表:Nickel Metal Hydride Battery MSDS 標(biāo)準(zhǔn)包裝:1,000 系列:TWICELL 電池化學(xué):鎳金屬氫化物 電池大小:AAA 電壓 - 額定:1.2V 容量:930mAh 尺寸/尺寸:- 端接類型:焊片 放電速率:186mA 標(biāo)準(zhǔn)充電電流:100mA 標(biāo)準(zhǔn)充電時(shí)間:16小時(shí) 重量:0.029 磅（13.15g） 裝運(yùn)信息:- 其它名稱:SY153T
P60AS302 制造商:APEM 功能描述:
P60AS632-8C 制造商:NYLOK 功能描述:
P60AS701 功能描述:旋鈕開關(guān) 10POS BCD 0.15A 24V RoHS:否 制造商:C&K Components 位置數(shù)量:5 卡片組數(shù)量: 每卡片組極數(shù):2 電流額定值:250 mA 電壓額定值:125 V 指數(shù)角: 觸點(diǎn)類型: 觸點(diǎn)形式:DPST 端接類型:Solder 安裝類型:Panel 觸點(diǎn)電鍍:Silver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*