- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367700 > P610ARM-B (Zarlink Semiconductor Inc.) General purpose 32-bit microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | P610ARM-B |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | General purpose 32-bit microprocessor |
| 中文描述： | 通用32位微處理器 |
| 文件頁(yè)數(shù)： | 23/173頁(yè) |
| 文件大?。?/td> | 897K |
| 代理商： | P610ARM-B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
Programmer’s Model
ARM610 Data Sheet
3-7
When an IRQ is detected, ARM610 performs the following:
1
Saves the address of the next instruction to be executed plus 4 in R14_irq;
saves CPSR in SPSR_irq
2
Forces M[4:0]=10010 (IRQ mode) and sets the I bit in the CPSR
3
Forces the PC to fetch the next instruction from address 0x18
To return normally from IRQ, use SUBS PC,R14_irq,#4 which will restore both the PC
and the CPSR and resume execution of the interrupted code.
3.5.3 Abort
An
the external
be completed. For instance, in a virtual memory system the data corresponding to the
current address may have been moved out of memory onto a disc, and considerable
processor activity may be required to recover the data before the access can be
performed successfully. ARM610 checks for ABORT during memory access cycles.
When successfully
aborted ARM610 will respond in one of two ways:
ABORT can be signalled by either the internal Memory Management Unit or from
ABORT
input. ABORT indicates that the current memory access cannot
1
If the
prefetched instruction is marked as invalid but the
occur immediately. If the instruction is not executed, for example as a result of
a branch being taken while it is in the pipeline, no
will take place if the instruction reaches the head of the pipeline and is about
to be executed.
abort occurred during an instruction prefetch (a
Prefetch
abort exception does not
Abort
), the
abort will occur. An
abort
2
If the
on the instruction type.
abort occurred during a data access (a
Dat
a
Abort
), the action depends
a)
Single data transfer instructions (LDR, STR) are
instruction had not executed if the processor is configured for Early
When configured for Late
Abort, these instructions are able to write back
modified base registers and the Abort handler must be aware of this.
aborted as though the
Abort.
b)
The swap instruction (SWP) is
though externally the read access may take place.
aborted as though it had not executed,
c)
Block data transfer instructions (LDM, STM) complete, and if write-back is
set, the base is updated. If the instruction would normally have overwritten
the base with data (i.e. LDM with the base in the transfer list), this
overwriting is prevented. All register overwriting is prevented after the
Abort is indicated, which means in particular that R15 (which is always
last to be transferred) is preserved in an aborted LDM instruction.
Note that on Data Aborts the ARM610 fault address and fault status registers are
updated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P610ARM-KG | General purpose 32-bit microprocessor |
| P610ARM-KW | General purpose 32-bit microprocessor |
| P6121-AU120 | Incremental Encoders |
| P6111-AP120 | Incremental Encoders |
| P6111-AP192 | Incremental Encoders |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P610ARM-B/KG/FPNR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|QFP|144PIN|PLASTIC |
| P610ARM-B/KW/FPNR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|QFP|144PIN|PLASTIC |
| P610ARM-FPNR | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
| P610ARM-KG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
| P610ARM-KW | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。