參數(shù)資料
型號(hào): PC755BMZFU400LD
英文描述: MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC
中文描述: 微處理器| 32位|的CMOS | BGA封裝| 360PIN |塑料
文件頁(yè)數(shù): 41/48頁(yè)
文件大?。?/td> 276K
代理商: PC755BMZFU400LD
PC755B/745B
41/48
8. CLOCK RELATIONSHIPS CHOICE
The PC755B’s PLL is configured by the PLL_CFG[0–3] signals. For a given SYSCLK (bus) frequency, the PLL configuration signals
set the internal CPU and VCO frequency of operation. The PLL configuration for the PC755B is shown in Figure 27 for example fre-
quencies.
Table 17. PC755B Microprocessor PLL Configuration
PLL_CFG
[0–3]
Example Bus-to-Core Frequency in MHz (VCO Frequency in MHz)
Bus-to-Core
Multiplier
Core-to
VCO Multiplier
Bus
33 MHz
Bus
50 MHz
Bus
66 MHz
Bus
75 MHz
Bus
80 MHz
Bus
100 MHz
0100
2x
2x
200
(400)
1000
3x
2x
200
(400)
225
(450)
240
(480)
300
(600)
1110
3.5x
2x
233
(466)
263
(525)
280
(560)
350
(700)
1010
4x
2x
200
(400)
266
(533)
300
(600)
320
(640)
400
(800)
0111
4.5x
2x
225
(450)
300
(600)
338
(675)
360
(720)
1011
5x
2x
250
(500)
333
(666)
375
(750)
400
(800)
1001
5.5x
2x
275
(550)
366
(733)
1101
6x
2x
200
(400)
300
(600)
400
(800)
0101
6.5x
2x
216
(433)
325
(650)
0010
7x
2x
233
(466)
350
(700)
0001
7.5x
2x
250
(500)
375
(750)
1100
8x
2x
266
(533)
400
(800)
0110
10x
2x
333
(666)
0011
PLL off/bypass
PLL off, SYSCLK clocks core circuitry directly, 1x bus-to-core implied
1111
PLL off
PLL off, no core clocking occurs
Notes:
1. PLL_CFG[0–3] settings not listed are reserved.
2. The sample bus-to-core frequencies shown are for reference only. Some PLL configurations may select bus, core, or VCO
frequencies which are not useful, not supported, or not tested for by the PC755B; see Section 4.2.1. , “ Clock AC Specifications,”
for valid SYSCLK, core, and VCO frequencies.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set
for 1:1 mode operation. This mode is intended for factory use only.
Note: The AC timing specifications given in this document do not apply in PLL-bypass mode.
4. In PLL-off mode, no clocking occurs inside the PC755B regardless of the SYSCLK input.
相關(guān)PDF資料
PDF描述
PC755BVZFU300LD MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC
PC755 PowerPC 755/745 RISC Microprocessor
PC755M8 PC755M8 [Updated 6/03. 35 Pages] 32-bit RISC PowerPC-based Multichip Module
PC755CMGHU300LE PowerPC 755/745 RISC Microprocessor
PC755CMGHU350LE PowerPC 755/745 RISC Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC755BVGH300LE 制造商:e2v technologies 功能描述:PC755BVGH300LE - Trays
PC755BVGH350LE 制造商:e2v technologies 功能描述:POWERPC 755 32-BIT RISC MICROPROCESSOR - 350MHZ, 2.0V, HITCE, IND TEMP 制造商:e2v technologies 功能描述:MPU RISC 32BIT 0.22UM 350MHZ 2.5V/3.3V 360HITCE CBGA - Trays
PC755BVGU300LE 制造商:e2v technologies 功能描述:PC755BVGU300LE - Trays
PC755BVGU350LE 制造商:e2v technologies 功能描述:PC755BVGU350LE - Trays
PC755BVZFU300LD 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC