PEB 22554
Operational Description E1
Semiconductor Group
138
09.98
0…
SYPR is latched with the first falling edge of the SCLKR clock.
1…
SYPR is latched with the first rising edge of the SCLKR clock.
The SYPR pin function is selected by PC(1-4).RPC(2-0) = 000.
TTRF…
TTR Register Function
Setting this bit the function of the TTR1-4 registers are changed. A
one in each TTR register will force the XSIGM marker high for the
respective time-slot and controls sampling of the time-slots provided
on pin XSIG. XSIG is selected by PC(1-4).XPC(2-0).
DAF…
Disable Automatic Freeze
0…
Signaling is automaticly frozen if one of the following alarms
occured: Loss of Signal (FRS0.LOS), Loss of CAS Frame
Alignment (FRS1.TS16LFA) , or receive slips (ISR3.RSP/N).
1…
Automatic freezing of signaling data is disabled. Updating of the
signaling buffer is also done if one of the above described alarm
conditions is active. However, updating of the signaling buffer is
stopped if SIC2.FFS is set. Significant only if the serial signaling
access is enabled.
Clock Mode Register 1 (Read/Write)
Value after RESET: 00
H
DRSS1 ... 0 …
DCO-R Synchronization Clock Source
These bits select the reference clock source for the DCO-R circuitry.
00… receive reference clock generated by the DPLL of channel 1
01… receive reference clock generated by the DPLL of channel 2
10… receive reference clock generated by the DPLL of channel 3
11… receive reference clock generated by the DPLL of channel 4
Note: After Reset all DCO-R circuitries will synchronize on the clock
sourced by the DPLL of channel 1 . Each channel have to be
configured individually.
If LIM0.MAS is set the DCO-R circuitry will synchronize on the
clock applied to port SYNC.
7
0
CMR1
DRSS1
DRSS0
RS1
RS0
DCS
STF
DXJA
DXSS
(x44)