TM Family Datasheet Page 52 of 77 August 2009 – Re" />
參數(shù)資料
型號: PI7C9X20303ULAZPE
廠商: Pericom
文件頁數(shù): 48/77頁
文件大?。?/td> 0K
描述: IC PCIE PACKET SWITCH 132TQFN
標(biāo)準(zhǔn)包裝: 168
系列: UltraLo™
應(yīng)用: 封裝開關(guān),3 端口/3 線道
接口: PCI Express
封裝/外殼: 132-VFQFN 雙排裸露焊盤
供應(yīng)商設(shè)備封裝: 132-TQFN-EP(10x10)
包裝: 托盤
安裝類型: 表面貼裝
PI7C9X20303UL
3Port-3Lane PCI Express Switch
UltraLo
TM Family
Datasheet
Page 52 of 77
August 2009 – Revision 1.1
Pericom Semiconductor
BIT
FUNCTION
TYPE
DESCRIPTION
17
Non-Fatal Error
Detected
RW1C
Asserted when non-fatal error is detected. Errors are logged in this register
regardless of whether error reporting is enabled or not in the Device Control
register.
Reset to 0b.
18
Fatal Error Detected
RW1C
Asserted when fatal error is detected. Errors are logged in this register
regardless of whether error reporting is enabled or not in the Device Control
register.
Reset to 0b.
19
Unsupported Request
Detected
RW1C
Asserted when unsupported request is detected. Errors are logged in this
register regardless of whether error reporting is enabled or not in the Device
Control register.
Reset to 0b.
20
AUX Power
Detected
RO
Asserted when the AUX power is detected by the Switch
Reset to 1b.
21
Transactions Pending
RO
Each port of Switch does not issue Non-posted Requests on its own behalf, so
this bit is hardwired to 0b.
Reset to 0b.
31:22
Reserved
RO
Reset to 0.
7.2.70
LINK CAPABILITIES REGISTER – OFFSET ECh
BIT
FUNCTION
TYPE
DESCRIPTION
3:0
Maximum Link
Speed
RO
Read as 0001b to indicate the maximum speed of the Express link is 2.5 Gb/s.
9:4
Maximum Link
Width
RO
Indicates the maximum width of the given PCIe Link. The width of each port
is determined by strapped pin or EEPROM pre-loaded value.
Reset to 000001b (x1) for Port 0.
Reset to 000001b (x1) for Port 1.
Reset to 000001b (x1) for Port 2.
11:10
Active State Power
Management
(ASPM) Support
RO
Indicates the level of ASPM supported on the given PCIe Link. Each port of
Switch supports L0s and L1 entry. The default value may be changed by
SMBus or auto-loading from EEPROM.
Reset to 01b.
14:12
L0s Exit Latency
RO
Indicates the L0s exit latency for the given PCIe Link.
The length of time this port requires to complete transition from L0s to L0 is
in the range of 256ns to less than 512ns. The default value may be changed
by SMBus or auto-loading from EEPROM.
Reset to 011b.
17:15
L1 Exit
Latency
RO
Indicates the L1 exit latency for the given PCIe Link.
The length of time this port requires to complete transition from L1 to L0 is in
the range of 16us to less than 32us. The default value may be changed by
SMBus or auto-loading from EEPROM.
Reset to 000b.
18
Reserved
RO
Reset to 0b.
19
Surprise Down Error
Reporting Capable
RO
For a Downstream port, this bit must be set to 1b if the component supports
the optional capability of detecting and reporting a Surprise Down error
condition.
For Upstream Ports, which does not support this optional capability, this bit
must be hardwired to 0b.
Rest to 0b.
相關(guān)PDF資料
PDF描述
PI7C9X20404GPBNBE IC PCIE PACKET SWITCH 148LFBGA
PI7C9X20404SLCFDE IC PCIE PACKET SWITCH 128LQFP
PI7C9X20505GPBNDE IC PCIE PACKET SWITCH 256BGA
PI7C9X20508GPBNDE IC PCIE PACKET SWITCH 256BGA
PI7C9X440SLBFDE IC PCIE-TO-USB 2.0 CTRLR 128LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C9X20303ULAZPEX 功能描述:外圍驅(qū)動器與原件 - PCI 3port 3lane PCIe Packet Switch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C9X20404GPANBE 制造商:Pericom Semiconductor Corporation 功能描述:4PORT 4LANE PCIE PACKETSWITCH - Trays
PI7C9X20404GPBNBE 功能描述:外圍驅(qū)動器與原件 - PCI 4port 4lane PCIe PacketSwitch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C9X20404SLCEVB 制造商:Pericom Semiconductor Corporation 功能描述:PCIE 4 PORT SWITCH EVAL BOARD - Boxed Product (Development Kits)
PI7C9X20404SLCFDE 功能描述:外圍驅(qū)動器與原件 - PCI 4port 4lane PCIe Packet Switch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray