- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378056 > PM73488 (PMC-SIERRA INC) 5 Gbit/s ATM Switch Fabric Element PDF資料下載
參數(shù)資料
| 型號： | PM73488 |
| 廠商： | PMC-SIERRA INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 5 Gbit/s ATM Switch Fabric Element |
| 中文描述： | ATM SWITCHING CIRCUIT, PBGA596 |
| 封裝： | EPBGA-596 |
| 文件頁數(shù)： | 11/135頁 |
| 文件大?。?/td> | 1735K |
| 代理商： | PM73488 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
PMC-Sierra, Inc.
PM73488 QSE
L
PMC-980616
Issue 3
5 Gbit/s ATMSwitch Fabric Element
Released
Datasheet
13
WAC-488-B
Product Overview
DESCRIPTION
The PM73488 (QSE)
is an advanced communications device that enables the implementation of high performance
switching systems. The QSE is a 32
× 32
cell based switch element, with a total
sustainable bandwidth
of 5 Gb/s.
(The
peak
,
or raw, bandwidth
is much more than that: about 8 Gb/s). The QSE is designed to be used with other
QSE’s as part of a larger switch fabric. Various QSE combinations allow fabrics with theoretical peak capacities
ranging from 5 Gb/s (one QSE) to 160 Gb/s. The QSE is not ATM specific; however, should the QSE be used for
switching ATM cells, the QSE cell size is large enough to allow efficient direct mapping between QSE Cells and
ATM cells.
Multistage QSE Fabrics (Delta-Reverse Delta configuration) have rich connectivity with multiple paths between each
source/destination pair. A QSE fabric performs cut-through unicast switching and uses Randomization and Evil-Twin
algorithms to fully utilize these multiple paths and avoid the build up of internal hot spots. Randomization, in combi-
nation with multiple routing paths allows graceful degradation of QSE Fabric performance if internal links fail. To
detect failed links, the QSE maintains and checks liveness patterns on input and output ports in hardware, and
automatically routes around ports if they die.
QSE data ports are 6 bits wide including a 4-bit wide 66 MHz data path, a one-bit wide start-of-cell indication, and a
one-bit wide acknowledgment signal. Each port contains "Phase Aligners" to recover the clock for that port, thus
removing the need to synchronize all data to a single global clock.
When switching unicast traffic in a multistage fabric (one to three stages), the first nibble of the cell will come out of
the last QSE stage before the last nibble of that cell enters the first stage. The cell thereby traverses the entire fabric in
one cell time. If the cell sucessfully makes it to its destination, the ("egress") device accepting the cell from the last
stage QSE has the opportunity to send a four bit "Ack Information Packet" back to source indicating what it did with
this cell; at its simplest, the egress device can send back one pattern to indicate that the cell was accepted and another
to indicate that the cell was dropped due to, say, buffer overflow.
It is also possible that the cell was dropped inside the QSE fabric due to say a collision with another cell. The QSE
classifies lost cells as due to one of three causes (collision, all possible outputs dead, or parity errors) and will
generate an "Ack Information Packet" back to the source to communicate this event. In each QSE, the 4 bit pattern in
the information packet can be independently software configured for each of the three cases. Note that since each
QSE can be separately programmed, the patterns can even be setup so that the source knows where the cell was
dropped.
The information provided by the "Ack Information Packets" can be used by the device injecting cells into the first
QSE stage to decide how to handle the cells; at its simplest, the device can resend cells that did not get through (a
more sophisticated algorithm might also take into account where the cell was lost and the behavior of the evil twin
algorithm to decide when to resend the cell; for example if the cell was dropped due to output congestion it might
make sense to back off on cells to that output).
For unicast traffic, part of switch bandwidth will be used to resend cells that did not make it through the first time
around. This implies that sustained throughput is less than peak switching capacity. The amount of bandwidth
required for resending cells and the effect of resending on latency and "Cell Delay Variation (CDV)" has been exten-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PM7349 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PM7350 | Dual Serial Link, PHY Multiplexer |
| PM7350-PI | DUAL SERIAL LINK PHY MULTIPLEXER |
| PM7351 | OCTAL SERIAL LINK MULTIPLEXER |
| PM7351-BI | OCTAL SERIAL LINK MULTIPLEXER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PM73488PI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| PM73488-PI | 制造商:Rochester Electronics LLC 功能描述: 制造商:PMC-Sierra 功能描述: |
| PM7349 | 制造商:PMC 制造商全稱:PMC 功能描述:Quad J2, E3 and DS-3 Framer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。