![](http://datasheet.mmic.net.cn/330000/PM8315_datasheet_16444435/PM8315_142.png)
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
127
common channel signaling (CCS) from up to 28 T1s or 21 E1s. The H-MVIP
interfaces use common clocks, CMV8MCLK and CMVFPC, and frame pulse,
CMVFPB, for synchronization.
The three ingress H-MVIP interfaces operate independently except that using
any one of these forces the T1 or E1 framer to operate in synchronous mode,
meaning that elastic stores are used.
Seven H-MVIP data signals, MVID[1:7], share pins with serial PCM data outputs,
ID[x], to provide H-MVIP access for up to 672 data channels. The H-MVIP
mapping is fixed such that each group of four nearest neighbor T1 or E1 links
make up the individual 8.192Mb/s H-MVIP signal. The multiplexed data input is
shared with the lowest numbered T1 or E1 serial PCM link in the bundle, for
example MViD[2] combines the DS0s or timeslots of ID[5,6,7,8] and is pin
multiplexed with ID[5]. This mode is selected when the SYSOPT[2:0] bits in the
Global Configuration register are set to H-MVIP.
A separate H-MVIP interface consisting of seven pins is for access to the
channel associated signaling for all of the 672 data channels. The CAS is time
division multiplexed exactly the same way as the data channels and is
synchronized with the H-MVIP data channels. Over a T1 or E1 multi-frame the
four CAS bits per channel are repeated with each data byte. Four stuff bits are
used to pad each CAS nibble (ABCD bits) out to a full byte in synchronization
with each data byte. The ingress CAS H-MVIP interface, CASID[1:7], is
multiplexed with seven serial PCM ingress data pins, ID[2,6,10,14,18,22,26].
The CAS H-MVIP interface can be used in parallel with the SBI Drop bus as an
alternative method for accessing the CAS bits while data transfer occurs over the
SBI bus. This is selected when the SYSOPT[2:0] bits in the Global Configuration
register are set to “SBI Interface with CAS or CCS H-MVIP Interface” and the
ICCSSEL bit in the T1/E1 Ingress Serial Interface Mode Select register is set to
0.
A separate H-MVIP interface consisting of a single signal is used to time division
multiplex the common channel signaling (CCS) for all T1s and E1s and
additionally the V5 channels in E1 mode. The CCS H-MVIP interface, CCSID, is
not multiplexed with any other pins. CCSID can be used in parallel with the Clock
Slave:H-MVIP mode when SYSOPT[2:0] is set to “H-MVIP Interface” and the
ICCSSEL bit in the T1/E1 Ingress Serial Interface Mode Select register is set to
1, a Clock Slave serial interface when SYSOPT[2:0] is set to “Serial Clock and
Data Interface with CCS H-MVIP Interface”, or the SBI Add bus when
SYSOPT[2:0] is set to “SBI Interface with CAS or CCS H-MVIP Interface” and
the ICCSSEL bit is set to 1.