![](http://datasheet.mmic.net.cn/330000/PM8315_datasheet_16444435/PM8315_143.png)
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
128
When accessing the CAS or CCS signaling via the H-MVIP interface in parallel
with serial clock and data or SBI interfaces a receive signaling elastic store is
used to adapt any timing differences between the data interface and the CAS or
CCS H-MVIP interface.
Figure 30
- Clock Slave: Serial Data and H-MVIP CCS
ISIF
Ingress
System
Interface
CMVFP
CMVFPC
CMV8MCLK
Inputs Timed
to CMV8MCLK
CCSID
FRMR
Framer:
Frame Alignment,
Alarm Extraction
RECEIVER
RJAT
Digital Jitter
Attenuator
FRAM
Framer:
Slip Buffer RAM
ELST
Elastic
Store
Receive Data[1:28]
Receive CLK[1:28]
IFP[1:28]
ICLK[1:28]
Outputs Timed
to ICLK[x]
ID[1:28]
When Clock Slave: H-MVIP mode is enabled, payload data may be extracted
throught the ingress serial interface, while common channel signaling is
extracted in parallel through the H-MVIP interface.
The H-MVIP ingress interface multiplexes common channel signalling from up to
28 T1s or 21 E1s. The H-MVIP interfaces use common clocks, CMV8MCLK and
CMVFPC, and frame pulse, CMVFPB, for synchronization. Common channel
signaling over H-MVIP uses a Clock Slave serial interface, selected when
SYSOPT[2:0] is set to “Serial Clock and Data Interface with CCS H-MVIP
Interface”. CCSID is a singal dedicated output pin, output relative to
CMV8MCLK, used to time division multiplex the common channel signaling
(CCS) for all T1s and E1s, and additionally the V5 channels in E1 mode.
The ingress clock, ICLK[x], is a 1.544MHz or 2.048MHz clock generated from the
16.384MHz CMV8MCLK. (Note that in T1 mode, this clock does not divide down
to T1 rate evenly, resulting in a gappy clock. The minimum period is 10 times
that of CMV8MCLK.) ICLK[x] is pulsed for each bit in the 193 bit T1 or 256 bit
E1 frame (i.e. NxDS0 controls are not applicable in this mode). Payload data on
ED[x] is sampled by this clock. The egress frame alignment is indicated by
TEMUX on EFP[x], again timed to ICLK[x].
Note that several of the serial PMC ingress data pins ID[x] are multiplexed with
the ingress data H-MVIP interface. ID[1,5,9,13,17,21,25] share pins with the H-
MVIP data signals MVID[1:7]. ID[2,6,10,14,18,22,26] share pins with the H-