參數(shù)資料
型號(hào): RTL8309SB
廠商: Electronic Theatre Controls, Inc.
英文描述: SINGLE-CHIP 9-PORT 10/100MBPS SWITCH CONTROLLER
中文描述: 單芯片9口10/100Mbps開(kāi)關(guān)控制器
文件頁(yè)數(shù): 88/115頁(yè)
文件大?。?/td> 866K
代理商: RTL8309SB
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)當(dāng)前第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
RTL8309SB
Datasheet
Single-chip 9-port 10/100Mbps Switch Controller
73
Track ID: JATR-1076-21 Rev. 1.4
MII PHY Mode/SNI PHY Mode
In routing applications, the RTL8309SB cooperates with a routing engine to communicate with the WAN (Wide Area
Network) through MII/SNI.
In MII PHY mode, pulling MII_SPD_STA up results in the MII port operating at 100Mbps with MTXC, and MRXC running
at 25MHz. Pulling MII_SPD_STA down results in the MII port operating at 10Mbps with MTXC, and MRXC running at
2.5MHz.
In SNI PHY mode, MII_SPD_STA has no effect and should be pulled down. SNI mode operates at 10Mbps only, with MTXC
and MRXC running at 10MHz. In SNI mode, the RTL8309SB does not loop back a RXDV signal as a response to TXEN and
does not support the heartbeat function (asserting COL signal for each complete TXEN signal). This interface is a bit-wide
data interface used with some controllers to function as a network layer protocol in half duplex operation.
MII MAC Mode
In HomePNA or other PHY applications, the RTL8309SB provides an MII interface to the underlying HomePNA or other
physical devices so as to communicate with other types of LAN media. In such applications, MII_MODE[1:0] should be
pulled high or be floated upon reset.
In HomePNA applications, MII_DUP_STA must be pulled down since HomePNA is half-duplex only. The link speed of the
RTL8309SB is determined by RXC and TXC from the PHY of the HomePNA (running at 1Mbps). Thus, the MII_SPD_STA
has no effect and should be pulled down for compatibility with HomePNA’s PHY. The link state of HomePNA is unstable (a
characteristic of the HomePNA 1.0 standard) such that MII_LNK_STA# must be pulled down instead of being wired to the
LINK LED pin of the HomePNA.
Because the HomePNA PHY physical layer is half duplex and can only detect a collision event during the AID header interval
(the time when transmitting the Ethernet preamble), the backpressure flow control algorithm is not suitable for a HomePNA
network and MII_FCTRL_STA should be pulled down.
For other PHY applications, the strap status set by MII_SPD_STA, MII_DUP_STA, and MII_FCTRL_STA depends on the
particular application.
MII Port PHY Register
The external MAC automatically polls and accesses the internal PHY registers in the RTL8309SB when the MII port is
operated in MII PHY mode with auto negotiation enabled. For the auto negotiation process in the CPU to function properly,
the RTL8309SB provides PHY register 0, 1, and 4, to virtually provide the MII port’s PHY status to the external MAC.
Because the MII port of the RTL8309SB does not have a true PHY in it, it does not process the auto negotiation. The contents
of PHY registers 4 and 5 should be the same for both terminals of the MII bus when operating on the same link status. Thus,
the RTL8309SB does not provide PHY register 5; it only emulates it. If the CPU polls PHY register 5, the RTL8309SB returns
the contents of PHY register 4 since it cannot execute the auto negotiation process. If the CPU polls PHY register 4, the
RTL8309SB returns the contents of PHY register 4.
相關(guān)PDF資料
PDF描述
RTS0072 VOICE CHANGER
RTS0072B VOICE CHANGER
RU4D SDR Cable Assembly; Connector Type A:micro D Ribbon Plug; Connector Type B:micro D Ribbon Plug; Cable Length:2m; No. of Contacts:26; Pitch Spacing:0.8mm RoHS Compliant: Yes
RU4D Damper Diodes (For Display)
RU4DS SDR Cable Assembly; Connector Type A:micro D Ribbon Plug; Connector Type B:micro D Ribbon Plug; Cable Length:5m; No. of Contacts:26; Pitch Spacing:0.8mm RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RTL8309SB-LF 制造商:Realtek Semiconductor 功能描述:RTL8309 Series 9 Port 10/100 Mbps Ethernet Switch Controller - PQFP-128 制造商:Realtek 功能描述:RTL8309 Series 9 Port 10/100 Mbps Ethernet Switch Controller - PQFP-128
RTL8316 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Specifications
RTL8363S-GR 制造商:Realtek Semiconductor 功能描述:
RTL8801 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Specifications
RTL8812AE 制造商:Realtek 功能描述:2.4G/5G 2T2R a.b.g.n.ac wireless mini PCIE card