Revision 1.1
175
www.national.com
G
Core Logic Module
(Continued)
3:0
INTA# (Ball AD26) Target Interrupt.
0000: Disable
0001: IRQ1
0010: Reserved
0011: IRQ3
0100: IRQ4
0101: IRQ5
0110: IRQ6
0111: IRQ7
1000: Reserved
1001: IRQ9
1010: IRQ10
1011: IRQ11
1100: IRQ12
1101: Reserved
1110: IRQ14
1111: IRQ15
Index 5Dh
Indicates target interrupts for signals INTD# (ball V24) and INTC# (ball Y24). Note that INTC# is muxed with GPIO19 (selection made
via PMR[4], see Table 3-2 on page 50 for PMR[4] bit description).
Note:
The target interrupt must first be configured as level sensitive via I/O Ports 4D0h and 4D1h in order to maintain PCI interrupt
compatibility.
PCI Interrupt Steering Register 2 (R/W)
Reset Value: 00h
7:4
INTD# (Ball V24) Target Interrupt.
0000: Disable
0001: IRQ1
0010: Reserved
0011: IRQ3
INTC (Ball Y24) Target Interrupt.
0000: Disable
0001: IRQ1
0010: Reserved
0011: IRQ3
0100: IRQ4
0101: IRQ5
0110: IRQ6
0111: IRQ7
1000: Reserved
1001: IRQ9
1010: IRQ10
1011: IRQ11
1100: IRQ12
1101: Reserved
1110: IRQ14
1111: IRQ15
3:0
0100: IRQ4
0101: IRQ5
0110: IRQ6
0111: IRQ7
1000: Reserved
1001: IRQ9
1010: IRQ10
1011: IRQ11
1100: IRQ12
1101: Reserved
1110: IRQ14
1111: IRQ15
Index 5Eh-5Fh
Reserved
Reset Value: 00h
Index 60h-63h
ACPI Control Register (R/W)
Reset Value: 00000000h
31:8
7
Reserved.
Must be set to 0.
Internal SUSP_3V Shut Down PLL5.
Allow internal SUSP_3V to shut down PLL5.
0: Clock generator is stopped when internal SUSP_3V is active.
1:
Clock generator continues working when internal SUSP_3V is active.
SUSP_3V Shut Down PLL4.
Allow internal SUSP_3V to shut down PLL4.
0: Clock generator is stopped when internal SUSP_3V is active.
1:
Clock generator continues working when internal SUSP_3V is active.
SUSP_3V Shut Down PLL3.
Allow internal SUSP_3V to shut down PLL3.
0: Clock generator is stopped when internal SUSP_3V is active.
1:
Clock generator continues working when internal SUSP_3V is active.
Reserved.
SUSP_3V Shut Down FMUL3.
Allow internal SUSP_3V to shut down FMUL3.
0: Clock generator is stopped when internal SUSP_3V is active.
1:
Clock generator continues working when internal SUSP_3V is active.
ACPI C3 SUSP_3V Enable.
Allow internal SUSP_3V to be active during C3 state.
0: Disable.
1: Enable.
ACPI SL1 SUSP_3V Enable.
Allow internal SUSP_3V to be active during SL1 sleep state.
0: Disable.
1: Enable.
ACPI C3 Support Enable.
Allow support of C3 states.
0: Disable.
1: Enable.
6
5
4
3
2
1
0
Index 64h-6Dh
Reserved
Reset Value: 00h
Table 5-29. F0: PCI Header and Bridge Configuration Registers for GPIO and LPC Support (Continued)
Bit
Description