www.national.com
214
Revision 1.1
G
Core Logic Module
(Continued)
21
EXT_SMI5 SMI Status. (Read to Clear)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI5.
0: No.
1: Yes.
To enable SMI generation, set bit 5 to 1.
EXT_SMI4 SMI Status. (Read to Clear)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI4.
0: No.
1: Yes.
To enable SMI generation, set bit 4 to 1.
EXT_SMI3 SMI Status. (Read to Clear)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI3.
0: No.
1: Yes.
To enable SMI generation, set bit 3 to 1.
EXT_SMI2 SMI Status. (Read to Clear)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI2.
0: No.
1: Yes.
To enable SMI generation, set bit 2 to 1.
EXT_SMI1 SMI Status. (Read to Clear)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI1.
0: No.
1: Yes.
To enable SMI generation, set bit 1 to 1.
EXT_SMI0 SMI Status. (Read to Clear)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI0.
0: No.
1: Yes.
To enable SMI generation, set bit 0 to 1.
EXT_SMI7 SMI Status. (Read Only)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI7.
0: No.
1: Yes.
To enable SMI generation, set bit 7 to 1.
EXT_SMI6 SMI Status. (Read Only)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI6.
0: No.
1: Yes.
To enable SMI generation, set bit 6 to 1.
EXT_SMI5 SMI Status. (Read Only)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI5.
0: No.
1: Yes.
To enable SMI generation, set bit 5 to 1.
EXT_SMI4 SMI Status. (Read Only)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI4.
0: No.
1: Yes.
To enable SMI generation, set bit 4 to 1.
EXT_SMI3 SMI Status. (Read Only)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI3.
0: No.
1: Yes.
To enable SMI generation, set bit 3 to 1.
EXT_SMI2 SMI Status. (Read Only)
Indicates whether or not an SMI was caused by an assertion of EXT_SMI2.
0: No.
1: Yes.
To enable SMI generation, set bit 2 to 1.
20
19
18
17
16
15
14
13
12
11
10
Table 5-33. F1BAR0+I/O Offset: SMI Status Registers (Continued)
Bit
Description