
Event Counter Programming Model
SC140 DSP Core Reference Manual
4-39
Figure 4-15 displays the configuration of ECNT_CNTRL. The shaded bits are reserved and should be
initialized with zeros for future software compatibility.
Figure 4-15. Event Counter Register (ECNT_CTRL)
Table 4-12 describes the ECNT_CTRL fields.
BIT 15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
BIT 0
EXT
ECNTEN
ECNTWHAT
TYPE
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
RESET
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-12. ECNT_CTRL Description
Name
Description
Settings
R
Bits 15–9
Reserved
EXT
Bit 8
Extended Mode of Operation Bit
—
See
Section 4.3.7.2, “Event Counter,”
on
page 4-11.
0 = ECNT operates in regular mode
1 = ECNT operates in extended mode
ECNTEN
Bits 7–4
Event Counter Enable
— Used to
enable the ECNT operation. When
ECNTEN is set to 1111, ECNT is
operational and will count events
according to ECNTWHAT bits, which
select the source for that count. If bits
ECNTEN are set to enable the operation
of the event counter when an event is
detected or signal EE2 is asserted, the
EOnCE overwrites these bits to 1111
one cycle after the appearance of the
event.
When the event counter is programmed
to be enabled by the same event that it
has to count, the first such event enables
the event counter and is counted as the
first event.
When the event counter is enabled by a
given event, but is programmed to count
a different event, the counter does not
include the enabling event in the count.
0000 =
.
The event is disabled.
0001 =
.
The event counter is disabled, but is enabled
when an event is detected by the EDCA0.
0010 =
.
The event counter is disabled, but is enabled
when an event is detected by the EDCA1.
0011 =
.
The event counter is disabled, but is enabled
when an event is detected by the EDCA2.
0100 =
.
The event counter is disabled, but is enabled
when an event is detected by the EDCA3.
0101 =
.
The event counter is disabled, but is enabled
when an event is detected by the EDCA4.
0110 =
.
The event counter is disabled, but is enabled
when an event is detected by the EDCA5.
0111 =
.
Reserved.
1000 =
.
Reserved.
1001 =
.
The event counter is disabled, but is enabled
when an event is detected by EDCD.
1010 =
.
The event counter is disabled, but is enabled
when signal EE2 is asserted and EE2 is
programmed in the EE_CTRL register as an
input.
1011 =
.
Reserved
1100 =
.
Reserved
1101 =
.
Reserved
1110 =
.
Reserved
1111 =
.
The event counter is enabled.