Index
I-3
Endian support 2-59
bit mask instructions 2-70
change-of-flow instructions 2-71
control instructions 2-71
data moves 2-61
data transfer 2-62
instruction word transfers 2-65
memory access behavior 2-67
multi-register transfer 2-64
stack support instructions 2-70
EOnCE (enhanced on-chip emulation) 1-3
,
2-5
,
4-1
command registers (ECR) 4-24
dedicated instructions 4-4
EE pins 4-31
register addressing 4-19
register addressing offsets 4-20
EOnCE (enhanced on-chip emulator) 2-5
EOnCE controller 4-8
functionality 4-9
register set 4-8
EOnCE controller registers
command register (ECR) 4-24
core command register (CORE_CMD) 4-36
monitor and control register (EMCR) 4-29
PC breakpoint detection register
(PC_DETECT) 4-37
PC of last execution set (PC_LAST) 4-37
PC of the exception execution set (PC_EXCP) 4-37
PC of the next execution set (PC_NEXT) 4-37
receive register (ERCV) 4-31
status register (ESR) 4-25
transmit register (ETRSMT) 4-31
EOnCE module 4-1
,
4-3
internal architecture 4-7
EOnCE pins 4-3
ES (event selector) 4-15
,
4-50
control register (ESEL_CTRL) 4-50
mask debug exception register (ESEL_DI) 4-52
mask debug mode register (ESEL_DM) 4-51
mask disable trace register (ESEL_DTB) 4-53
mask enable trace register (ESEL_ETB) 4-52
ESEL_CTRL (ES control register) 4-16
SELDI 4-51
SELDM 4-51
SELDTB 4-51
SELETB 4-51
ESEL_DI (ES mask debug exception register) 4-16
,
4-52
ESEL_DM (ES mask debug mode register) 4-16
,
4-51
ESEL_DTB (ES mask disable trace register) 4-16
,
4-53
ESEL_ETB (ES mask enable trace register) 4-16
,
4-52
ESP (exception stack pointer register) 2-35
ESR (EOnCE status register) 4-25
CORES 4-26
CORETP 4-27
DRCOUNTER 4-27
DREDCD 4-27
DREE4-0 4-27
DRSW 4-27
DRTBFULL 4-27
NOCHOF 4-26
PCKILL 4-26
RCV 4-26
REVNO 4-27
TBFULL 4-26
TRSMT 4-26
ESR register 4-26
DREDCA5-0 4-27
Event counter
control register (ECNT_CTRL) 4-38
programming model 4-12
,
4-38
value register (ECNT_VAL) 4-40
Event counter control 4-11
Event selector
ESEL_CTRL 4-16
ESEL_DI 4-16
ESEL_DM 4-16
ESEL_DTB 4-16
ESEL_ETB 4-16
EX (exit command) 4-25
Exception
EMR exception bits 5-34
interface to the pipeline 5-33
internal exceptions 5-34
pipeline 5-2
,
5-33
,
6-14
Exception processing 5-29
Execution stage 5-4
EXP (exception mode bit) 3-4
EXT 2-9
EXT (extended mode of operation) 4-39
G
GO (go command) 4-24
GP6-0 (general purpose flags) 3-8
I
I2-0 (interrupt mask bits) 3-3
ILIN (illegal instruction) 3-9
ILST (illegal execution set) 3-9
IME (interrupt mode enable) 4-19
,
4-30
Instruction bus 2-5
Instruction dispatch 5-3
Instruction groups 6-1
Instruction set accelerator 2-5
IPL (interrupt priority level) 3-3