參數(shù)資料
型號(hào): SPAKDSP321VL240
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 25/84頁(yè)
文件大?。?/td> 0K
描述: IC DSP 24BIT 240MHZ 196-MAPBGA
標(biāo)準(zhǔn)包裝: 2
系列: DSP56K/Symphony
類型: 定點(diǎn)
接口: 主機(jī)接口,SSI,SCI
時(shí)鐘速率: 240MHz
非易失內(nèi)存: ROM(576 B)
芯片上RAM: 576kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.60V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 196-LBGA
供應(yīng)商設(shè)備封裝: 196-MAPBGA(15x15)
包裝: 托盤
AC Electrical Characteristics
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
2-11
2.4.5
External Memory Expansion Port (Port A)
2.4.5.1 SRAM Timing
Table 2-8.
SRAM Timing
No.
Characteristics
Symbol
Expression1
200 MHz
220 MHz
240 MHz
275 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max
100 Address valid and AA
assertion pulse width2
tRC, tWC
(WS + 2)
× T
C 4.0
[3
≤WS ≤7]
(WS + 3)
× TC 4.0
[WS
≥ 8]
21.0
51.0
18.8
46.0
16.9
41.9
15.0
36.0
ns
101 Address and AA valid to
WR assertion
tAS
0.75
× TC – 3.0
[WS = 3]
1.25
× TC – 3.0
[WS
≥ 4]
0.75
3.25
0.41
2.69
0.13
2.21
–0.27
1.54
ns
102 WR assertion pulse width
tWP
WS
× TC 4.0
[WS = 3]
(WS
0.5) × T
C 4.0
[WS
≥ 4]
11.0
13.5
9.65
11.93
8.51
10.6
6.9
8.72
ns
103 WR deassertion to
address not valid
tWR
1.25
× T
C 4.0
[3
≤WS ≤7]
2.25
× TC 4.0
[WS
≥ 8]
2.25
7.25
1.69
6.24
1.21
5.38
0.54
4.18
ns
104 Address and AA valid to
input data valid
tAA, tAC
(WS + 0.75)
× TC 5.8
[WS
≥ 3]
12.9
11.2
9.8
7.84
ns
105 RD assertion to input data
valid
tOE
(WS + 0.25)
× TC 6.5
[WS
≥ 3]
9.75
8.29
7.05
5.31
ns
106 RD deassertion to data
not valid (data hold time)
tOHZ
0.0
0.0
0.0
0.0
ns
107 Address valid to WR
deassertion2
tAW
(WS + 0.75)
× TC 4.0
[WS
≥ 3]
14.75
13.06
11.64
9.63
ns
108 Data valid to WR
deassertion (data setup
time)
tDS (tDW)(WS 0.25) × TC 5.4
[WS
≥ 3]
8.35
7.11
6.07
4.6
ns
109 Data hold time from WR
deassertion
tDH
1.25
× T
C 4.0
[3
≤WS ≤7]
2.25
× TC 4.0
[WS
≥ 8]
2.25
7.25
1.69
6.23
1.21
5.38
0.54
4.18
ns
110 WR assertion to data
active
—0.25
× TC 4.0
[WS
= 3]
–0.25
× TC 4.0
[WS
≥ 4]
–2.75
–5.25
–2.86
–5.14
–2.96
–5.04
–3.1
–4.91
ns
111 WR deassertion to data
high impedance
—1.25
× TC
6.25
5.69
5.21
4.55
ns
112 Previous RD deassertion
to data active (write)
—2.25
× TC 4.0
7.25
6.23
5.38
4.18
ns
113 RD deassertion time
1.75
× TC 3.0
[3
≤WS ≤7]
2.75
× T
C 3.0
[WS
≥ 8]
5.75
10.75
4.96
9.51
4.3
8.47
3.36
7.0
ns
114 WR deassertion time4
—2.0
× T
C 3.0
[3
≤WS ≤7]
3.0
× TC 3.0
[WS
≥ 8]
7.0
12.0
6.1
10.6
5.3
9.5
4.27
7.91
ns
相關(guān)PDF資料
PDF描述
VE-B6R-CY-S CONVERTER MOD DC/DC 7.5V 50W
EMC07DRXS CONN EDGECARD 14POS DIP .100 SLD
ACC35DREH-S734 CONN EDGECARD 70POS .100 EYELET
XC5VLX110-1FFG676C IC FPGA VIRTEX-5 110K 676FBGA
VI-BNB-CY-S CONVERTER MOD DC/DC 95V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAKDSP321VL275 功能描述:IC DSP 24BIT 275MHZ 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:DSP56K/Symphony 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
SPAKDSP56824BU70 制造商:Freescale Semiconductor 功能描述:
SPAKF56009FJ81 制造商:Motorola Inc 功能描述:
SPAKMC331CFC16 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual
SPAKMC331CFC20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual